• Senior ASIC Front End

    NVIDIA (Santa Clara, CA)
    …efficiency and support + Improve the speed, flexibility and extensibility of the GPU front end build flow + Keep the GPU Continuous Integration system at ... NVIDIA is seeking elite ASIC RTL/Verification ASIC engineers to develop the core Verification and RTL infrastructure of the world's leading GPUs. This position… more
    NVIDIA (01/29/25)
    - Save Job - Related Jobs - Block Source
  • Sr. SOC/ ASIC Timing Signoff & Front

    SpaceX (Irvine, CA)
    Sr. SOC/ ASIC Timing Signoff & Front - End Implementation Engineer (Silicon Engineering) at SpaceX Irvine, CA SpaceX was founded under the belief that a future ... ultimate goal of enabling human life on Mars. SR. SOC/ ASIC TIMING SIGNOFF & FRONT - END ...as needed COMPENSATION & BENEFITS: Pay range: Synthesis and Front - End STA Engineer/ Senior : $170,000.00 -… more
    SpaceX (11/22/24)
    - Save Job - Related Jobs - Block Source
  • Senior ASIC Design Verification…

    Cisco (San Jose, CA)
    …DV, DFT, physical design, and post-silicon validation The team comprises micro-architects, front - end designers, and verification engineers. Cisco is a system ... What You'll Do * You will participate in the ASIC design verification for Cisco high- end switching products. * Development of simulation models, test plans,… more
    Cisco (01/24/25)
    - Save Job - Related Jobs - Block Source
  • Senior ASIC Integration and CAD…

    Palo Alto Networks (Santa Clara, CA)
    …required or equivalent military experience - MSEE preferred + Minimum 5 years experience in ASIC integration and front end design + Demonstrated success in ... we all win with precision. **Your Career** As an ASIC Integration and CAD Engineer, you will ensure that...resets, and synchronization. You will collaborate closely with the ASIC vendor and the PANW ASIC design… more
    Palo Alto Networks (02/14/25)
    - Save Job - Related Jobs - Block Source
  • Senior Principal Digital Engineer (FPGA…

    Northrop Grumman (Baltimore, MD)
    …fields + Active DoD Top Secret Clearance or higher + Experience with industry standard ASIC front - end design tools for synthesis, LEC, CDC + Experience with ... for you to join our team as a Principal Digital Engineer/ Senior Principal Digital Engineer (FPGA and ASIC Design) based out of Linthicum, MD. **What You'll get… more
    Northrop Grumman (02/07/25)
    - Save Job - Related Jobs - Block Source
  • Senior Custom ASIC Engineering Lead

    Broadcom (San Jose, CA)
    …already have a Candidate Account, please Sign-In before you apply.** **Job Description:** ** Senior Custom ASIC Engineering Lead** Are you a versatile, senior ... ASICs in almost all major segments of the Semiconductor industry, including AI. Our ASIC products division is looking for a senior engineer to guide Customer… more
    Broadcom (02/08/25)
    - Save Job - Related Jobs - Block Source
  • ASIC /FPGA Research Engineer - Digital…

    University of Southern California (Arlington, VA)
    …opening in Arlington, VA for anASIC/FPGA Research Engineer - Digital Design, to perform front - end digital design of advanced ASIC or FPGA-based prototypes ... ASIC /FPGA Research Engineer - Digital DesignApply (https://usc.wd5.myworkdayjobs.com/ExternalUSCCareers/job/Arlington-VA/ ASIC -FPGA-Research-Engineer… more
    University of Southern California (11/20/24)
    - Save Job - Related Jobs - Block Source
  • Senior Synthesis Flow CAD Engineer

    NVIDIA (Santa Clara, CA)
    …diverse team creating NVIDIA's chip design methodology! We're responsible for the Front - End Design Implementation methodology for all of NVIDIA's semiconductor ... design implementation and analysis tools + Provide support for ASIC tools and flows + Assist chip design teams...experience; MS preferred + Be familiar with Verilog and ASIC design along with experience in commercial EDA tools… more
    NVIDIA (02/01/25)
    - Save Job - Related Jobs - Block Source
  • Senior Electrical Engineer (FPGA Design)

    L3Harris (Camden, NJ)
    …are a learning organization and have the capability to target all FPGA vendors and have ASIC front end capability, with mature design processes. This is a ... Friday off Job Description: Reporting to the Manager, Engineering ( ASIC /FPGA), the Senior Member of Engineering Staff...Formal EDA + Generate verification test plans and perform End to End Simulations + Support Board,… more
    L3Harris (12/22/24)
    - Save Job - Related Jobs - Block Source
  • Senior SOC Design Engineer

    NVIDIA (Santa Clara, CA)
    …and scalable manner + Identify inefficiencies and improvement opportunities in the front - end chip implementation process and propose ideas to tackle them ... NVIDIA System-On-Chip (SOC) group is looking for a top ASIC Engineer with a curiosity about SOC design automation,...+ Own front - end design quality checks and reviews to… more
    NVIDIA (01/22/25)
    - Save Job - Related Jobs - Block Source
  • Senior Hardware Engineer - Micro-Architect

    quadric.io, Inc (Burlingame, CA)
    …Ph.D. in Electrical or Computer Engineering with a minimum of five years of CPU/GPU/ ASIC front - end design + Proficiency in SystemC, SystemVerilog, or Verilog ... floor of a revolutionary new processor architecture. As a senior member of our chip design team, you will...+ Contribute to timing closure through full product cycle ( front end , back- end , tapeout) Requirements:… more
    quadric.io, Inc (12/10/24)
    - Save Job - Related Jobs - Block Source
  • Senior Research Engineer I

    University of Southern California (Arlington, VA)
    …Group (RCG) at ISI is a leader in disrupting and advancing the fields of front - end ASIC and FPGA design, reconfigurable architectures, and EDA tools. As ... Senior Research Engineer IApply (https://usc.wd5.myworkdayjobs.com/ExternalUSCCareers/job/Arlington-VA/ Senior -Research-Engineer-I\_REQ20140783/apply) Viterbi… more
    University of Southern California (01/28/25)
    - Save Job - Related Jobs - Block Source
  • Senior SOC Pre-Silicon Verification…

    Micron Technology, Inc. (Richardson, TX)
    …HIG (High Bandwidth Memory - Heterogenous Integration Group), we innovate and integrate end -to- end groundbreaking front - end and backend processes with ... based on the gate-level design only while the Logic chip can use a full ASIC flow. Lastly, verification and testing (validation) of HBM is the most challenging due… more
    Micron Technology, Inc. (01/18/25)
    - Save Job - Related Jobs - Block Source
  • Senior DFT Technical Lead

    Cisco (San Jose, CA)
    …San Jose, CA with a primary focus on Design-for-Test. You will work with Front - end RTL teams, backend physical design teams to understand chip architecture and ... drive DFT requirements early in the design cycle. As a member of this team you will also be involved in crafting groundbreaking next generation networking chips. You will help lead to drive the DFT and quality process through the entire Implementation flow and… more
    Cisco (01/15/25)
    - Save Job - Related Jobs - Block Source
  • Sr. Design Verification Manager, Annapurna Labs

    Amazon (Cupertino, CA)
    …level degree in computer science or electrical engineering - Hands on experience with front - end logic design Amazon is committed to a diverse and inclusive ... scale and rapid integration of emergent technologies. We're looking for an ASIC Design Eengineer to help us trail-blaze new technologies and architectures, while… more
    Amazon (02/16/25)
    - Save Job - Related Jobs - Block Source
  • Sr. MMIC Design Engineer (Silicon Engineering)

    SpaceX (Redmond, WA)
    …compatibility in all aspects of implementation in the system. + Simulate/model MMIC front end circuits (power amplifiers, low noise amplifiers, switches) at the ... and electromagnetic level, working with system architects, modem/DSP and ASIC engineers to partition functions between hardware and software...Deep understanding of theory and MMIC design of RF front end blocks, from S-band to E-band… more
    SpaceX (01/15/25)
    - Save Job - Related Jobs - Block Source
  • Principal Digital IC Design Engineer

    RTX Corporation (Sacramento, CA)
    …the tasks listed above on your own. Candidates must have experience with both Front - End Digital Design (RTL writing and verification) and Back- End Digital ... part of this team, you will be participating in mixed-signal ASIC /ROIC development activities with cross-functional teams including chip architecture, specification,… more
    RTX Corporation (11/21/24)
    - Save Job - Related Jobs - Block Source
  • Sr. RF/Microwave Engineer (Silicon Engineering)

    SpaceX (Redmond, WA)
    …performance and capabilities of the Starlink network. RESPONSIBILITIES: + Simulate/model RF front - end systems, working with system architects, modem/DSP and ... support critical milestones COMPENSATION AND BENEFITS: Pay range: RF Software Engineer/ Senior : $160,000.00 - $220,000.00/per year Your actual level and base salary… more
    SpaceX (01/19/25)
    - Save Job - Related Jobs - Block Source