• CPU Systems RTL Engineer

    Qualcomm (Austin, TX)
    … Engineering **General Summary:** We are hiring talented engineers for CPU RTL development targeted for high performance, low power devices. In this role, ... in Computer or Electrical Engineering with **10+ years** of CPU RTL or similar experience. * Thorough...Configuration access protocols, RAS and safety aspects, AMU/PMU architecture, Power management architectures - Active and Idle… more
    Qualcomm (08/31/24)
    - Save Job - Related Jobs - Block Source
  • Senior (Mil-Aero) RTL Design - Architect

    Cadence Design Systems, Inc. (Austin, TX)
    …and debug support + Physical design deliverables. Create functional timing constraints, synthesize RTL to ensure power and area targets are met and constraints ... Rich experience in IP creation and/or SoC and IP ( CPU , Memory, Interface) integration Expert in RTL ...Desirable: A Self-motivated person with good communication and design management skills Experience with Cadence front end toolset #LI-MA1… more
    Cadence Design Systems, Inc. (06/18/24)
    - Save Job - Related Jobs - Block Source
  • CPU Constraint Performance Modeling…

    Qualcomm (Santa Clara, CA)
    power consumption and estimating power as proxy. + Collaborate with CPU Performance Architecture and RTL team members to identify opportunities for ... features and sections of the CPU architectural performance/ power model + Work with RTL and...in one or more of the following areas: Active power management (DVFS) , Idle power more
    Qualcomm (08/31/24)
    - Save Job - Related Jobs - Block Source
  • Hardware ( CPU , GPU, SoC, Digital Design,…

    Qualcomm (San Diego, CA)
    …+ Experience with system-level performance modeling and simulation + Knowledge of power management techniques and strategies + Experience with thermal analysis ... one of the following Qualcomm multi-disciplinary teams: System (architecture, modeling, power , thermal as well as silicon profiling ), Front-end Design… more
    Qualcomm (08/20/24)
    - Save Job - Related Jobs - Block Source
  • Digital IC Design Engineer (EP - Platform Tech…

    Texas Instruments (Dallas, TX)
    …data movement, interconnect, safety, security, Realtime functionality, Multimedia, ARM CPU Cores, Vision analytics and camera/display interfaces IP needs within ... with processing through graphics, video, imaging etc and/or ARM CPU cores, that solve our customers' challenges primarily in...or enhance the micro-architecture for Digital IP blocks + RTL development and QC flows (Lint, CDC, synthesis) to… more
    Texas Instruments (08/22/24)
    - Save Job - Related Jobs - Block Source
  • Clock / Power Validation Engineer

    Qualcomm (San Diego, CA)
    …+ Team develops and maintains the device drivers and firmware of the clock, PMIC ( power management integrated circuit), RPM (resource power manager) et al HW ... logic analyzer, JTAG), **SoC content developer** (SoC, C, assembly, subsystems - CPU core, multimedia, I/O, peripherals, DDR, wireless, modem), CPU content… more
    Qualcomm (09/04/24)
    - Save Job - Related Jobs - Block Source
  • Senior Circuit Design Engineer - Power

    NVIDIA (Santa Clara, CA)
    …submicron technologies. + Work as part of a global circuits team to design innovative power delivery and power management solutions. + Model and simulate ... stand out from the crowd: + Hands-on experience modeling and simulating complex power delivery networks for CPU /GPU. + Hands-on background simulating digital and… more
    NVIDIA (09/06/24)
    - Save Job - Related Jobs - Block Source
  • Digital Design Manager (EP - Platform Tech & Dev)

    Texas Instruments (Dallas, TX)
    …teams + Define or enhance the micro-architecture for Digital IP blocks + RTL development and QC flows (Lint, CDC, synthesis) to ensure superior IP quality ... silicon/application debug + Drive IP architectural optimization for area, power and performance improvements **Qualifications** **Minimum Requirements** + 10 years… more
    Texas Instruments (08/22/24)
    - Save Job - Related Jobs - Block Source
  • Senior ASIC Design Engineer

    NVIDIA (Westford, MA)
    …Computing, Gaming, and Entertainment solutions. Tasks will include micro-architectural definition, RTL coding, logic debug, timing closure, power optimization ... generation of PCIE PL and DL + implementing readable, high-performance, area and power efficient RTL to achieve design targets, including upcoming performance,… more
    NVIDIA (08/16/24)
    - Save Job - Related Jobs - Block Source
  • Senior GPU Memory Architect

    NVIDIA (Santa Clara, CA)
    …micro-architecture to improve the state-of-the-art in GPU memory system and memory management optimizing along the axes of performance, power efficiency, ... in solving complex problems while optimizing performance, area, complexity, and power on leading-edge silicon processes. This GPU memory architecture team creates… more
    NVIDIA (07/25/24)
    - Save Job - Related Jobs - Block Source
  • System Architect, Hardware Architecture

    Amazon (Sunnyvale, CA)
    …video encoders/decoders, applied machine learning, ML accelerators, audio, wireless, sensors, power management , system performance benchmarking, etc. As part of ... video encoders/decoders, applied machine learning, ML accelerators, audio, wireless, sensors, power management , system performance benchmarking, etc. - Hands-on… more
    Amazon (08/28/24)
    - Save Job - Related Jobs - Block Source
  • SoC Architect

    Meta (Columbus, OH)
    …with higher performance and lower energy consumption as compared to running them on the CPU /GPU of the server. This is an architect role in which you will be ... throughput, memory bandwidth and latency, evaluate performance v/s area v/s power tradeoffs. 3. Identify appropriate workloads and micro-benchmarks to be used… more
    Meta (07/27/24)
    - Save Job - Related Jobs - Block Source
  • Machine Learning SoC Architect

    Meta (Menlo Park, CA)
    …with higher performance and lower energy consumption as compared to running them on the CPU /GPU of the server. This is a architect role in which you will be defining ... computation throughput, memory bandwidth and latency 3. evaluate performance v/s area v/s power tradeoffs. 4. Drive the architecture definition of one or more of the… more
    Meta (08/14/24)
    - Save Job - Related Jobs - Block Source
  • SoC Modeling Engineering Team Lead, Annapurna…

    Amazon (Cupertino, CA)
    …As a member of the UC organization, you'll support the development and management of Compute, Database, Storage, Platform, and Productivity Apps services in AWS, ... and modeling infrastructure performance improvements - Work closely with architecture, rtl design, design-verification, emulation, and software teams - Innovate on… more
    Amazon (08/16/24)
    - Save Job - Related Jobs - Block Source