• Deep Learning Compiler

    quadric.io, Inc (Burlingame, CA)
    …a proven track record of implementing optimization passes for efficient lowering of deep learning and high performance computing algorithms on the Quadric EPU ... that can only accelerate a portion of a machine learning graph, the Quadric GPNPU executes both NN graph...+ Drive the lowering and optimization of cutting edge deep neural networks using Quadric's technology + Apply your… more
    quadric.io, Inc (12/10/24)
    - Save Job - Related Jobs - Block Source
  • Software Engineer , ML Compiler

    Meta (Burlingame, CA)
    **Summary:** In this position, you would support development of a compiler tool-chain for state-of-the-art deep learning hardware components optimized for ... testing and performance analysis. 8. Experience in AI framework development or accelerating deep learning models on hardware architectures. 9. Currently has, or… more
    Meta (12/04/24)
    - Save Job - Related Jobs - Block Source
  • Software Engineer , Systems ML - Edge…

    Meta (Burlingame, CA)
    …inside Meta Reality Labs to enable and optimize a wide range of state-of-the-art deep learning models (including Vision, Speech, Codec Avatars, LLMs, Gen AI, ... and analysis tools. 2. Profile models to analyze performance and power efficiency of deep learning inference workloads. 3. Partner with teams across Reality Labs… more
    Meta (12/26/24)
    - Save Job - Related Jobs - Block Source
  • Senior E/E & Semiconductor Engineer - ASIC…

    Capgemini (San Francisco, CA)
    **Physical Design Engineer ** **Job Description:** **The ASIC Physical Design Engineer will be responsible for taking ownership of the physical chip development, ... and implementation *Proficient in layout edit techniques *Proficient in Synopsys Fusion Compiler , ICC/ICC2, PTSi, and Cadence EDA Tool Suite *Experience in Design… more
    Capgemini (10/16/24)
    - Save Job - Related Jobs - Block Source
  • Senior ASIC Physical Design Engineer

    Capgemini (San Francisco, CA)
    **Job Title : Senior ASIC Physical Design Engineer ** **Job Location: Santa Clara, CA (Hybrid)** **Key Responsibilities** + Chip level floor planning, partitioning, ... in layout edit techniques + Proficient in Synopsys Fusion Compiler , ICC/ICC2, PTSi, and Cadence EDA Tool Suite +...back-up child/elder care and tutoring + Mentoring, coaching and learning programs + Employee Resource Groups + Disaster Relief… more
    Capgemini (10/16/24)
    - Save Job - Related Jobs - Block Source
  • Embedded Software Engineer Intern

    Meta (Burlingame, CA)
    …inside Meta Reality Labs to enable and optimize a wide range of state-of-the-art deep learning models (including Vision, Speech, Codec Avatars, LLMs, Gen AI, ... analysis tools 2. Profile models to analyze performance and power efficiency of deep learning inference workloads 3. Implement ML operators using low-level… more
    Meta (12/17/24)
    - Save Job - Related Jobs - Block Source
  • Principal Software Engineer

    quadric.io, Inc (Burlingame, CA)
    …in the industry today that can only accelerate a portion of a machine learning graph, the Quadric GPNPU executes both NN graph code and conventional C++ DSP ... enable quality deliverables. + Contribute to the development of cutting edge deep neural networks, computer vision and DSP algorithms using Quadric's technology +… more
    quadric.io, Inc (12/10/24)
    - Save Job - Related Jobs - Block Source