• Senior FPGA Design

    Capgemini (San Jose, CA)
    ** Senior FPGA Engineer - Bay Area CA** **About the Job You're Considering** 1. Hands-on experience with **RTL design ** and **Vivado Flow (IP ... by Capgemini. **Job:** _Developer_ **Organization:** _ERD PPL US_ **Title:** _Senior FPGA Design Engineer_ **Location:** _CA-San Jose_ **Requisition ID:**… more
    Capgemini (11/22/25)
    - Save Job - Related Jobs - Block Source
  • Senior Applications Engineer - DDR…

    Cadence Design Systems, Inc. (San Jose, CA)
    …leaders and innovators who want to make an impact on the world of technology. Senior Applications Engineer - DDR Design IPJob Location: San Jose, CAJob ... Join the High-Performance Culture at Cadence.As a Technical Presales Engineer , you will support the technical presales of DDR...RTL design in Verilog, System Verilog and FPGA design * Knowledge of AXI, DFI protocols*… more
    Cadence Design Systems, Inc. (10/11/25)
    - Save Job - Related Jobs - Block Source
  • Senior ASIC Engineer , IP…

    Google (Mountain View, CA)
    Senior ASIC Engineer , IP Design , Silicon _corporate_fare_ Google _place_ Mountain View, CA, USA; San Diego, CA, USA **Mid** Experience driving progress, ... or equivalent practical experience. + 8 years of experience with RTL design using Verilog/System Verilog and microarchitecture. + Experience with a scripting… more
    Google (12/04/25)
    - Save Job - Related Jobs - Block Source
  • Senior FPGA Design

    Tarana Wireless (Milpitas, CA)
    …global difference, this is the opportunity you've been waiting for. As part of our FPGA Design Team, you'll contribute to the development and testing of advanced ... Need: + BS in Electrical Engineering (MS preferred) + 5+ years of FPGA logic design experience + Expertise in high-speed digital design + Hands-on experience… more
    Tarana Wireless (11/11/25)
    - Save Job - Related Jobs - Block Source
  • Senior Principal Emulation Design

    Cadence Design Systems, Inc. (San Jose, CA)
    …make an impact on the world of technology. We are seeking a highly skilled Design Engineer to join our Palladium Solutions Development team, to drive the ... development of full-system design verification environments. This role focuses on developing and...with emulation platforms: + Palladium, Protium, Zebu, HAPS, Veloci, FPGA + Deep understanding of verification flows and emulation… more
    Cadence Design Systems, Inc. (11/18/25)
    - Save Job - Related Jobs - Block Source
  • Senior Hardware Engineer , Geo

    Google (Mountain View, CA)
    Senior Hardware Engineer , Geo _corporate_fare_ Google _place_ Mountain View, CA, USA **Mid** Experience driving progress, solving problems, and mentoring more ... working in a hardware technical environment. + Experience with design , testing and validation of electronics or embedded systems....Engineering, Physics, or a related field. + Knowledge of FPGA development and experience working with FPGA more
    Google (12/11/25)
    - Save Job - Related Jobs - Block Source
  • Senior Network Systems Engineer

    Microsoft Corporation (Mountain View, CA)
    …are looking for passionate engineers to help achieve that mission. We are looking to hire a Senior Network Systems Engineer to be a part of the team. As a ... Senior Network Systems Engineer team member, you...include interacting directly with Microsoft Azure's services teams, cross-discipline design teams focusing on the functional interfaces and developing… more
    Microsoft Corporation (11/18/25)
    - Save Job - Related Jobs - Block Source
  • Senior /Principal Electronics…

    Sandia National Laboratories (Livermore, CA)
    …What Your Job Will Be Like: We are seeking an experienced Electronics Engineer to design , develop and support high assurance electronic products. Your ... of specialists focused on cutting-edge work in a broad array of areas. Some of the main reasons we...the design and qualification of products. + Design of FPGA /ASIC based digital and analog… more
    Sandia National Laboratories (12/05/25)
    - Save Job - Related Jobs - Block Source
  • DSP or Serdes RTL Sr Principal Digital…

    Cadence Design Systems, Inc. (San Jose, CA)
    …front-end coding, scripting and developing flows at all phases of the digital design and functional verification. It is further expected that the candidate will be ... the San Jose office. A Cadence satellite office (if senior with extensive SerDes exp.) will be considered. Position...well as a thorough understanding of the end-to-end digital design flow in order to accurately and efficiently collaborate… more
    Cadence Design Systems, Inc. (10/17/25)
    - Save Job - Related Jobs - Block Source