• Senior FPGA / ASIC

    Cadence Design Systems, Inc. (San Jose, CA)
    …a deep technical knowledge and understanding of digital and mixed-signal verification including logic simulation, formal property analysis, protocol verification ... campaigns externally with customers. + Must have a knowledge of AI/ML verification methods and functional safety/security/radhard verification . + Must have… more
    Cadence Design Systems, Inc. (09/24/24)
    - Save Job - Related Jobs - Block Source
  • Senior ASIC Design…

    Tarana Wireless (Milpitas, CA)
    …demands of next generation SoCs + Work with system architects, RTL designers, FPGA and emulation engineers to ensure that verification requirements and coverage ... the best DSP, system, and software engineers to define verification strategies and execute plans at system or full...to handle complex and hard-do-solve problems in programming and verification + Ambitious and dedicated + Good interpersonal skills… more
    Tarana Wireless (07/14/24)
    - Save Job - Related Jobs - Block Source
  • Senior Principal Front End ASIC

    BAE Systems (San Jose, CA)
    …and verification methodologies (VCS simulator, UVM) + Proficient in ASIC / FPGA timing closure/area optimization techniques + Hands on Experience with ... cores Buses, Controllers, PHYs, etc with other logic within ASIC / FPGA + Coordinate interoperability of digital modules...be available based on position level and/or job specifics. ** Senior Principal Front End ASIC Design Engineer… more
    BAE Systems (09/18/24)
    - Save Job - Related Jobs - Block Source
  • Sr Architect - ASIC

    GE HealthCare (Palo Alto, CA)
    …with System Verilog and VHDL code to understand FPGA -based designs; familiar with transitioning FPGA solutions to ASIC * Scope and define ASIC test and ... **Job Description Summary** This Senior Architect position will be responsible for guiding...Resonance (MR) systems. The successful candidate will interface with ASIC simulation & design teams, and Hardware Subsystem teams… more
    GE HealthCare (07/21/24)
    - Save Job - Related Jobs - Block Source
  • Senior FPGA Prototyping Engineer…

    NVIDIA (Santa Clara, CA)
    …emphasis on Synopsys Protocompiler or Synplify Premier and Xilinx Vivado + Exposure to ASIC design and verification tools (VCS or equivalent, Verdi, GDB). + ... Are you passionate about FPGA prototyping? Are you interested in pushing the...of the design. + Good coordination with architects, designers, verification engineers, and SW teams will be needed to… more
    NVIDIA (07/31/24)
    - Save Job - Related Jobs - Block Source
  • Sr. Design Verification Engineer (Silicon…

    SpaceX (Sunnyvale, CA)
    …the performance and capabilities of the Starlink network. RESPONSIBILITIES: + Responsible for digital ASIC and/or FPGA verification at block and system level ... with changing needs and requirements COMPENSATION & BENEFITS: Pay range: Design Verification Engineer / Senior : $170,000.00 - $230,000.00/per year Your actual… more
    SpaceX (09/05/24)
    - Save Job - Related Jobs - Block Source
  • Senior Silicon Engineering

    Microsoft Corporation (Santa Clara, CA)
    … Methodology (UVM)/C test bench + Perform Pre-Silicon SoC verification , Post-Silicon/ Field-Programmable Gate Array ( FPGA ) validation by defining ... + Lead key components of functional validation of complex Application-Specific Integrated Circuit ( ASIC ) System on Chip (SOC) using Universal Verification more
    Microsoft Corporation (09/18/24)
    - Save Job - Related Jobs - Block Source
  • Senior Applications Engineer - DDR Design…

    Cadence Design Systems, Inc. (San Jose, CA)
    …DDR4/5, LPDDR4/5/5X, HBM2/3, GDDR6* Perl/Python Scripts* Experience on memory subsystem verification and/or performance analysis* Strong knowledge of ASIC flow, ... to make an impact on the world of technology. Senior Applications Engineer - DDR Design IPJob Location: San...RTL design in Verilog, System Verilog and FPGA design* Knowledge of AXI, DFI protocols* Working knowledge… more
    Cadence Design Systems, Inc. (09/17/24)
    - Save Job - Related Jobs - Block Source
  • Sr. DDR IP Design Engineer (Silicon Engineering)

    SpaceX (Sunnyvale, CA)
    …as necessary to support critical milestones COMPENSATION & BENEFITS: Pay range: ASIC / FPGA Design Engineer/ Senior : $170,000.00 - $230,000.00/per year Your ... cross-disciplinary teams (systems, firmware, architecture, design, validation, product engineering, ASIC implementation). In this role, you will be developing… more
    SpaceX (07/22/24)
    - Save Job - Related Jobs - Block Source