• UVM / SystemVerilog Design

    US Tech Solutions (Goleta, CA)
    …and AXI to driven the internal components and send data. **Responsibilities** + As a UVM / SystemVerilog Design Verification Engineer, you will own ... **Job Description:** + The project relates to the design and verification of a custom...with verification methodologies and languages such as UVM and SystemVerilog . + Experience developing and… more
    US Tech Solutions (12/13/24)
    - Save Job - Related Jobs - Block Source