- Google (Portland, OR)
- …subsystem. Develop CPU subsystem front-end designs, emphasizing microarchitecture and RTL design for the next generation CPU . + Propose performance enhancing ... practical experience. + 10 years of experience with digital logic design principles, RTL design concepts, and languages such as Verilog or SystemVerilog. +… more