• Hardware Test Engineer

    Palo Alto Networks (Santa Clara, CA)
    …responsible for the manufacturing capabilities to build our next-generation network firewalls. As a Hardware Test Engineer ( DfT ), you will be responsible ... coverage and serviceability with ICT and boundary scan + Drive DfT and test coverage analyses from early Prototype design stages with HW/SW design engineering… more
    Palo Alto Networks (10/30/24)
    - Save Job - Related Jobs - Block Source
  • Senior DFT Engineer

    Cisco (San Jose, CA)
    …the implementation and post silicon validation flows. * Work with the team on Innovative Hardware DFT & test strategy aspects for new silicon device models, ... Jose, CA office location Who We Are The Common Hardware Group (CHG) delivers the silicon, optics, and ...development of test benches to verify comprehensive Design-for- Test ( DFT ) architecture that supports ATE screening,… more
    Cisco (10/17/24)
    - Save Job - Related Jobs - Block Source
  • ASIC Engineer , DFT

    Meta (Sunnyvale, CA)
    … Engineers within our Infrastructure organization to work on Design for Test ( DFT ) methodologies, implementation, and verification to build best-in-class System ... DFT EDA tools and IEEE standards (1149, 1500, 1687). **Required Skills:** ASIC Engineer , DFT Responsibilities: 1. Develop and implement DFT strategies for… more
    Meta (10/18/24)
    - Save Job - Related Jobs - Block Source
  • CPU DFT Engineer

    Qualcomm (Santa Clara, CA)
    …digital transformation to help create a smarter, connected future for all. As a DFT Engineer you will work with chip architects, chip designers, implementation ... engineers and test engineers to verify the DFT and...Computer Science, or related field and 4+ years of Hardware Engineering, Software Engineering, Electrical Engineering, Systems Engineering, or… more
    Qualcomm (11/01/24)
    - Save Job - Related Jobs - Block Source
  • Hardware Test Engineer INTL…

    Insight Global (San Jose, CA)
    Job Description Insight Global is seeking a experienced Test Engineer to join a large networking company in the Bay Area. You will be joining the Silicon ... Operations team focusing on ATE test bring up in the post silicon lifecycle. You...development and debug to provide insights to production and DFT . Salary expectations for this role range from $36.00-$39.00/hour… more
    Insight Global (10/24/24)
    - Save Job - Related Jobs - Block Source
  • Senior Staff Test Engineer

    Renesas (San Jose, CA)
    …working with the applications team to shape the final device datasheet through characterization and DFT activities. As a test engineer , you are involved with ... Senior Staff Test Engineer Job Description Test...NPI (new production introduction) process that starts from feasibility, DFT , test coverage analysis, test more
    Renesas (10/29/24)
    - Save Job - Related Jobs - Block Source
  • Test Engineer

    Teradyne (San Jose, CA)
    …succeed within an open collaborative peer environment. Role & Responsibilities As a Test Engineer you will be responsible for defining and implementing ... manufacturing test strategy for new hardware devices. You...NPI engineers, Product Engineers to provide design for testability ( DFT ) feedback throughout the design process . Investigate and… more
    Teradyne (10/05/24)
    - Save Job - Related Jobs - Block Source
  • Senior Board Test Engineer

    NVIDIA (Santa Clara, CA)
    We are looking to hire a Senior Board Test Engineer who will work in the Test Solutions Group at NVIDIA developing manufacturing GPU/CPU test solutions ... today! What you will be doing: + Define manufacturing hardware test solutions that translate into methodologies...and validation infrastructure. + Review and provide feedback for DFT in the early design stages. + Debug complex… more
    NVIDIA (08/31/24)
    - Save Job - Related Jobs - Block Source
  • Senior DFX Methodology Engineer

    NVIDIA (Santa Clara, CA)
    …of pattern formats, failure processing, and test program development + Knowledge of DFT security and hardware system security is a plus. + Strong programming ... We are now looking for a DFT Methodology Engineer ! NVIDIA has continuously...and intelligence. Make the choice to join us today. Design-for- Test Engineering at NVIDIA works on groundbreaking innovations involving… more
    NVIDIA (10/11/24)
    - Save Job - Related Jobs - Block Source
  • Sr. Silicon ATE Engineer , Project Kuiper

    Amazon (Sunnyvale, CA)
    …around the world. Come work at Amazon! The Role: As Senior Silicon ATE Test Engineer , you will engage with an experienced cross-disciplinary staff to conceive ... for SoCs tested on Teradyne and Advantest equipment. Convert test patterns from the DFT team into...JTAG and boundary-scan techniques. Understand of and experience with DFT and DFM. Experience with ATE hardware more
    Amazon (08/16/24)
    - Save Job - Related Jobs - Block Source
  • Physical Design Engineer

    Cisco (San Jose, CA)
    …working out of the Milpitas/San Jose office location. Who We Are The Common Hardware Group (CHG) delivers the silicon, optics, and hardware platforms for Cisco's ... Switching, Routing, and Wireless products. We design the networking hardware for Enterprises and Service Providers of various sizes,...in San Jose, CA with a primary focus on Design-for- Test . You will work with Front-end RTL teams, backend… more
    Cisco (10/23/24)
    - Save Job - Related Jobs - Block Source
  • Sr. RF Product Engineer

    Qualcomm (Santa Clara, CA)
    …Qualcomm Atheros, Inc. **Job Area:** Engineering Group, Engineering Group > Hardware Engineering **General Summary:** **Job Overview** The product engineering role ... support tasks. Fulfilling these responsibilities will involve early engagement on DFT and execution strategies, characterization of product performance across bench… more
    Qualcomm (10/30/24)
    - Save Job - Related Jobs - Block Source
  • Senior ASIC Verification Engineer

    NVIDIA (Santa Clara, CA)
    …our architecture and the collaborate with Quality Assurance engineers to deliver great test coverage and improve the Hardware quality. + Coordinate with internal ... Team is looking for an excellent Senior ASIC Verification engineer with extensive experience in Design Verification. The NVIDIA...Test plans for pre-silicon platforms. + Understanding of DFT /IST is optional. We have some of the most… more
    NVIDIA (10/16/24)
    - Save Job - Related Jobs - Block Source
  • ASIC Design Verification Engineer

    Cisco (San Jose, CA)
    Who We Are The Common Hardware Group (CHG) delivers the silicon, optics, and hardware platforms for Cisco's core Switching, Routing, and Wireless products. We ... craft the networking hardware for Enterprises and Service Providers, the Public Sector,...talent and vast ASIC development expertise in design, DV, DFT , physical design, and post-silicon validation The team comprises… more
    Cisco (10/28/24)
    - Save Job - Related Jobs - Block Source
  • SOC Design Top Level Assembly Methodologies…

    NVIDIA (Santa Clara, CA)
    …our diverse family today! The NVIDIA SOCD CAD team is looking for a top engineer with proven experience in hardware design and methodologies. What you'll be ... improve our RTL top-level assembly process and tool set + Top-level assembly: Test new code/features and Address questions and concerns, in addition to developing… more
    NVIDIA (10/15/24)
    - Save Job - Related Jobs - Block Source
  • Senior Circuit Design Engineer

    NVIDIA (Santa Clara, CA)
    …logic synthesis and verification, knowledge of Place and Route, and understanding of Design-for- test ( DFT ) is a plus. + Proficiency in scripting language, such ... We are now looking for a motivated Senior Circuit Design Engineer to join our dynamic and growing team. If you are looking for a challenging and exciting role in… more
    NVIDIA (08/31/24)
    - Save Job - Related Jobs - Block Source
  • Senior Logic Design Engineer

    Microsoft Corporation (Mountain View, CA)
    …and micro-architectural intent. + Interface with architecture, physical design (PD), design for test ( DFT ), and other teams to optimize tradeoffs within the ... and augmented reality. We are looking for a ** Senior Logic Design Engineer ** to work in the dynamic Microsoft Artificial Intelligence System on Chip (AISoC)… more
    Microsoft Corporation (10/25/24)
    - Save Job - Related Jobs - Block Source
  • ASIC Design Engineer , Cloud-Scale Machine…

    Amazon (Cupertino, CA)
    …Acceleration team you'll be responsible for the design and optimization of hardware in our data centers including AWS Inferentia, our custom designed machine ... integrate multiple subsystems into top level SOC, ensure correct clock/reset/functional/ DFT signal routing - As a key member of...assertions - Have good debug skills to analyze RTL test failures - Have a "Learn and Be Curious"… more
    Amazon (10/24/24)
    - Save Job - Related Jobs - Block Source
  • Silicon Engineering Intern, BS/MS, Summer

    Google (Mountain View, CA)
    …a Silicon Engineer , you will design, develop and deploy consumer hardware . Google's Consumer Hardware Silicon division builds chips optimized for ... or a related technical field. + Experience with basic design concepts and computer hardware architecture. + Experience with one or more of the following: C, C++,… more
    Google (10/08/24)
    - Save Job - Related Jobs - Block Source