• Senior Synthesis Flow

    NVIDIA (Santa Clara, CA)
    …team, you'll design, develop and support sophisticated flows around EDA tools and our CAD programs. What you'll be doing: + You will architect highly automated and ... engineering methodologies + Build flows for methodologies incorporating logic/physical synthesis , design planning, equivalence checking for industry-leading chip designs… more
    NVIDIA (08/03/24)
    - Save Job - Related Jobs - Block Source
  • Sr. RF Silicon CAD Engineer, ASIC

    Amazon (Sunnyvale, CA)
    …and underserved communities around the world. Come work at Amazon! The Role: As Senior RF Silicon CAD engineer you will be responsible for installing and ... Silicon Team. This is an opportunity to define the CAD environment and design flow for upcoming...Cadence Virtuoso, Mentor, EMX, and Ansys-HFSS. Familiarity with digital flow : synthesis , simulation, verification, and regression tools.… more
    Amazon (07/25/24)
    - Save Job - Related Jobs - Block Source
  • Senior ASIC Design Engineer - Memory…

    NVIDIA (Santa Clara, CA)
    …RTL design, synthesis , functional verification and timing analysis using groundbreaking CAD tools and using the latest process technologies. What we need to see: ... We are now looking for a Senior ASIC Design Engineer for Memory Controllers. As...have experience with all stages in the ASIC design flow including emulation, prototyping, DFT, timing analysis, floor planning,… more
    NVIDIA (08/14/24)
    - Save Job - Related Jobs - Block Source
  • Senior SOC Design Engineer

    NVIDIA (Santa Clara, CA)
    …complex GPU and Tegra chips and interact directly with unit-level ASIC, Physical Design, CAD , Package Design, Software, DFT and other teams. What you'll be doing: + ... in RTL design (Verilog), verification (UVM, System Verilog), System-On-Chip design/integration flow , and design automation. + Strong coding skills in Perl, Python,… more
    NVIDIA (08/09/24)
    - Save Job - Related Jobs - Block Source
  • Sr. DDR IP Design Engineer (Silicon Engineering)

    SpaceX (Sunnyvale, CA)
    …IP core development and integration + Responsible for RTL design, synthesis , timing constraints, power estimation, and timing analysis using industry-leading ... CAD tools in the latest generation process technologies +...of experience working with ASICs and the VLSI design flow + Experience in RTL development and verification using… more
    SpaceX (07/22/24)
    - Save Job - Related Jobs - Block Source
  • Sr. Program Manager - CPU IP

    Qualcomm (Santa Clara, CA)
    …different designs delivered to customers and drive necessary automation around it * Work with CAD team to scope/track new PD flow development and help tracking ... * Work with Physical Design (PD) team to plan/track project execution from Synthesis through GDSII including domain signoffs (Timing, PDN, PDV) * Lead the creation… more
    Qualcomm (07/12/24)
    - Save Job - Related Jobs - Block Source