• Hardware Design Engineer

    Capgemini (San Jose, CA)
    **Role** - Hardware Design Engineer (High Speed) **Location** : San Jose, CA (100% Onsite) **Hire Type** : Full Time **Description - External** **Job ... description:** Hardware Engineer - Strong lab skills with measurement experience (VNA, TDR,...Minimum of 5 years of experience with High Speed design and system validation. **Responsibilities:** + Ability to read… more
    Capgemini (09/18/24)
    - Save Job - Related Jobs - Block Source
  • Sr. DDR IP Design Engineer (Silicon…

    SpaceX (Sunnyvale, CA)
    …as necessary to support critical milestones COMPENSATION & BENEFITS: Pay range: ASIC/ FPGA Design Engineer /Senior: $170,000.00 - $230,000.00/per year Your ... Sr. DDR IP Design Engineer (Silicon Engineering) at SpaceX Sunnyvale, CA SpaceX was founded under the belief that a future where humanity is out exploring the… more
    SpaceX (07/22/24)
    - Save Job - Related Jobs - Block Source
  • Digital Design Engineer

    Meta (Sunnyvale, CA)
    **Summary:** As a Digital Design Engineer at Meta Reality Labs, you will work with a world-class group of researchers and engineers, and use your digital ... our industry leading virtual and augmented reality systems. **Required Skills:** Digital Design Engineer Responsibilities: 1. Responsible for top-level or block… more
    Meta (07/26/24)
    - Save Job - Related Jobs - Block Source
  • Hardware Design Engineer

    Google (Sunnyvale, CA)
    …in solving complex system issues, technical innovation and drive technical roadmap. As a Hardware Design Engineer in the board and system design team, you ... 3 years of experience with an advanced degree. + Experience with FPGA /CPLD design flows using Lattice, Xilinx/AMD, or Altera/Intel devices. + Experience in RTL… more
    Google (09/28/24)
    - Save Job - Related Jobs - Block Source
  • Hardware Design Engineer , Board…

    Google (Sunnyvale, CA)
    …disciplines including firmware, software, signal integrity, thermal, power and mechanical. As a Hardware Design Engineer in the Board and System Design team, ... 4 years of experience working in enterprise hardware systems design , or 3 years of experience with an advanced...met with your systems. You will work with the ASIC/ FPGA , Software, and Verification teams to ensure proper verification… more
    Google (09/25/24)
    - Save Job - Related Jobs - Block Source
  • Sr. Design Verification Engineer

    SpaceX (Sunnyvale, CA)
    Sr. Design Verification Engineer (Silicon Engineering) at SpaceX Sunnyvale, CA SpaceX was founded under the belief that a future where humanity is out exploring ... ultimate goal of enabling human life on Mars. SR. DESIGN VERIFICATION ENGINEER (SILICON ENGINEERING) At SpaceX...Starlink network. RESPONSIBILITIES: + Responsible for digital ASIC and/or FPGA verification at block and system level + Write… more
    SpaceX (09/05/24)
    - Save Job - Related Jobs - Block Source
  • Senior Design Verification Engineer

    Microsoft Corporation (Mountain View, CA)
    …boot flow. + Experience with hardware emulation or Field Progammable Gate Array (FPGAs). + Experience in Register Transfer Level(RTL) design for FPGA ... Silicon Architecture and Verification team is seeking a **Senior Design Verification Engineer ** who can work with...team is seeking a **Senior Design Verification Engineer ** who can work with cross-discipline teams (systems, firmware,… more
    Microsoft Corporation (09/28/24)
    - Save Job - Related Jobs - Block Source
  • Senior E/E & Semiconductor Engineer

    Capgemini (Santa Clara, CA)
    …Register Transfer Level and Gate simulations and resolve them by working with design engineers. * Create low power testcases using UPF or CPF to verify the ... parasitic delays and timings is required. * Exposure to FPGA programming and FPGA tools will be...**Organization:** _ERD PPL US_ **Title:** _Senior E/E & Semiconductor Engineer - Design Verification Engineer_ **Location:** _CA-Santa… more
    Capgemini (09/14/24)
    - Save Job - Related Jobs - Block Source
  • Senior Principal Design Verification…

    BAE Systems (San Jose, CA)
    …Computer Engineering, or Computer Science + Proficient in SystemVerilog (SV) language for ASIC design , and related FPGA + Knowledge of ASIC design flows ... be available based on position level and/or job specifics. **Senior Principal Design Verification Engineer (Hybrid)** **106128BR** EEO Career Site Equal… more
    BAE Systems (10/03/24)
    - Save Job - Related Jobs - Block Source
  • Senior Design Verification Engineer

    Microsoft Corporation (Mountain View, CA)
    …manage and optimize the Cloud infrastructure. We are looking for a **Senior Design ** **Verification** ** Engineer ** to join the team. **Microsoft's mission is to ... + Work with a team to develop and debug tests for emulator/ FPGA /post-silicon validation platforms. + Interact with Architecture, Design , Firmware/Software,… more
    Microsoft Corporation (10/03/24)
    - Save Job - Related Jobs - Block Source
  • FPGA Design Engineer

    Tarana Wireless (Milpitas, CA)
    …growth company built by outstanding talented people and with innovative technology. Our FPGA design team is looking for a smart, experienced, and hardworking ... . The ideal candidate would have 2+ years of FPGA logic design experience. Job Responsibilities: + Primary responsibilities include implementing, debugging,… more
    Tarana Wireless (09/11/24)
    - Save Job - Related Jobs - Block Source
  • Staff Logic Design Engineer

    Teledyne (Milpitas, CA)
    …impact and want the excitement of being on a team that wins. **Job Description** Design and test FPGA circuitry for next generation Test and Measurement Tools ​ ... factory automation, air and water quality environmental monitoring, electronics design and development, oceanographic research, deepwater oil and gas...review with the rest of the team + Drive FPGA tools to compile the code and ensure timing… more
    Teledyne (09/26/24)
    - Save Job - Related Jobs - Block Source
  • FPGA Engineer

    Amazon (Sunnyvale, CA)
    …unique opportunity to define a groundbreaking new system with few legacy constraints. The FPGA design engineer will work with systems teams to ... digital designs for networking functions using the latest generations of FPGA technologies and modern FPGA design processes and tools. In this role you… more
    Amazon (08/16/24)
    - Save Job - Related Jobs - Block Source
  • ASIC Physical Design Engineer

    Amazon (Cupertino, CA)
    …for in the United States. In Annapurna Labs we are at the forefront of hardware co- design not just in Amazon Web Services (AWS) but across the industry. The work we ... while also being deeply important to our customers. We design and build every component of our hardware and...use for accelerated computing: either Machine Learning acceleration, or FPGA acceleration. We get our hands dirty, from creating… more
    Amazon (10/04/24)
    - Save Job - Related Jobs - Block Source
  • Summer 2025 Intern - Electrical Design

    Stryker (San Jose, CA)
    …cutting-edge products A motivated EE student who is passionate about designing PCBAs and/or FPGA RTL in the context of medical devices. What you will do: Technical ... Responsibilities: * Design and develop electrical components for medical devices *...Under supervision, conduct research and studies to support product design Business Responsibilities: * Interpret customer needs and understands… more
    Stryker (09/04/24)
    - Save Job - Related Jobs - Block Source
  • GPU Design Verification Engineer

    Qualcomm (Santa Clara, CA)
    …DUTIES AND RESPONSIBILITIES:** + Applies Graphics knowledge and experience to architect, design , implement, and verify the structure and performance of GPU hardware, ... system integration conditions + Collaborates with Architecture, Software , Firmware, Design , Modeling, Emulation and Post-silicon validation teams to define and… more
    Qualcomm (09/10/24)
    - Save Job - Related Jobs - Block Source
  • Firmware Engineer III

    Sierra Nevada Corporation (Fremont, CA)
    Firmware design engineer will perform design...6 or more years of Electrical Engineering experience + FPGA design experience with VHDL + Experience ... into small form factor security devices and network systems. Responsibilities include FPGA /SoC design , simulation and verification, design documentation… more
    Sierra Nevada Corporation (09/10/24)
    - Save Job - Related Jobs - Block Source
  • Senior ASIC Design Verification…

    Tarana Wireless (Milpitas, CA)
    …demands of next generation SoCs + Work with system architects, RTL designers, FPGA and emulation engineers to ensure that verification requirements and coverage are ... met for each project Ways to stand out from the crowd: + Ability to handle complex and hard-do-solve problems in programming and verification + Ambitious and dedicated + Good interpersonal skills + Solid knowledge and strong experience of System Verilog, UVM,… more
    Tarana Wireless (07/14/24)
    - Save Job - Related Jobs - Block Source
  • 09 - Senior Lead Engineer , Hardware…

    Celestica (San Jose, CA)
    …San Jose **General Overview** **Functional Area:** Engineering **Career Stream:** Design Engineering Hardware **SAP Short Name:** SLE-ENG-DHW **Job Level:** Level ... Analyze trade-offs in complex systems and recommend solutions. + Design , modify and implement systems that meet customer and...knowledge of Verilog and ability to program CPLD and FPGA devices is a bonus **Physical Demands** + Duties… more
    Celestica (09/05/24)
    - Save Job - Related Jobs - Block Source
  • Staff Electrical Engineer / FPGA

    BD (Becton, Dickinson and Company) (Milpitas, CA)
    **Job Description Summary** As a Staff FPGA Engineer , you will play a critical role in designing and developing hardware and software systems. You will work on ... a **maker of possible** with us. As a Staff FPGA Engineer , you will play a critical...processors and distributed networks over Ethernet. . Experience with FPGA design with System Verilog or VHDL.… more
    BD (Becton, Dickinson and Company) (09/05/24)
    - Save Job - Related Jobs - Block Source