• ASIC Design for Test Technical Leader

    Cisco (San Jose, CA)
    …San Jose, CA with a primary focus on Design-for-Test. You will work with Front - end RTL teams, backend physical design teams to understand chip architecture and ... DFT logic & IP integration; familiarity with functional verification * DFT CAD development - Test Architecture, Methodology and Infrastructure * Background… more
    Cisco (08/16/24)
    - Save Job - Related Jobs - Block Source
  • ASIC Engineering Technical Leader

    Cisco (San Jose, CA)
    …San Jose, CA with a primary focus on Design-for-Test. You will work with Front - end RTL teams, backend physical design teams to understand chip architecture and ... Scripting skills: Tcl, Python/Perl. Preferred Qualifications: * Prior experience with DFT CAD development - Test Architecture, Methodology and Infrastructure *… more
    Cisco (06/28/24)
    - Save Job - Related Jobs - Block Source