• RTL Design Engineer

    Capgemini (San Francisco, CA)
    ** RTL Design Engineer ** **Location: San Jose CA / Bay Area, but will consider remote.** **Job description:** . As an RTL Design Engineer you will ... . Develop micro architectural document from requirements specifications. . Extensive RTL design utilizing Verilog / SystemVerilog . Perform basic… more
    Capgemini (10/12/24)
    - Save Job - Related Jobs - Block Source
  • ASIC/ Rtl Design Engineer

    US Tech Solutions (San Jose, CA)
    …RESPONSIBILITIES:** * Write micro-architecture documentation and own major portions of the design and implementation of blocks to meet functional, timing, area, and ... understand the requirements. * Work with verification and physical design teams to achieve high quality design ... on several production tape-outs. * Experience in Designing RTL block for an SOC. * Experience in integrating… more
    US Tech Solutions (10/10/24)
    - Save Job - Related Jobs - Block Source
  • SerDes RTL Senior Principal Digital…

    Cadence Design Systems, Inc. (San Jose, CA)
    …but is not limited to: + Digital microarchitecture definition and documentation + RTL logic design , debug and functional verification + IP integration and ... and developing flows at all phases of the digital design and functional verification. It is further expected that...well as a thorough understanding of the end-to-end digital design flow in order to accurately and efficiently collaborate… more
    Cadence Design Systems, Inc. (10/05/24)
    - Save Job - Related Jobs - Block Source
  • Senior Silicon Design Engineer

    Microsoft Corporation (Mountain View, CA)
    …cloud servers, clients, and augmented reality. We are looking for a **Senior** **Silicon** ** Design Engineer ** to work on leading edge custom IP development as ... responsible for leading the microarchitecture and Register Transfer Level ( RTL ) implementation of custom IP blocks, working with a...custom IP blocks, working with a group of other design team members, design verification engineers, and… more
    Microsoft Corporation (10/03/24)
    - Save Job - Related Jobs - Block Source
  • Senior Principal Design Engineer

    Cadence Design Systems, Inc. (San Jose, CA)
    …innovators who want to make an impact on the world of technology. Senior Principal Design Engineer - Systems and Interfaces San Jose Job Description: The Cadence ... CSG Central Applications Engineering team seeks an experienced SoC design engineer to integrate and support Cadence...debug (JTAG, CoreSight). + Proficient in writing and debugging RTL (Verilog, System Verilog). + Experience in RTL more
    Cadence Design Systems, Inc. (10/08/24)
    - Save Job - Related Jobs - Block Source
  • Senior Logic Design Engineer

    Microsoft Corporation (Mountain View, CA)
    …servers, clients, and augmented reality. We are looking for a ** Senior Logic Design Engineer ** to work in the dynamic Microsoft Artificial Intelligence System ... based functions and features. + Be responsible for + Logic design /Register Transfer Level ( RTL ) entry + Design quality, including: Lint, Clock Domain… more
    Microsoft Corporation (10/09/24)
    - Save Job - Related Jobs - Block Source
  • Physical Design Engineer

    Cisco (San Jose, CA)
    …an ASIC Implementation Technical Lead in San Jose, CA with a primary focus on Design -for-Test. You will work with Front-end RTL teams, backend physical design ... design Team which is responsible for full Chip physical implementation from RTL to GDSII. As Physical Verification Engineer your main responsibilities will… more
    Cisco (09/14/24)
    - Save Job - Related Jobs - Block Source
  • Senior Design Engineer

    Microsoft Corporation (Mountain View, CA)
    …cloud servers, clients, and augmented reality. We are looking for a **Senior Design Engineer ** to work in the dynamic Microsoft Artificial Intelligence System ... working on Intellectual Property (IP) microarchitecture specification, Register Transfer Level ( RTL ) design , synthesis, and System on Chip (SOC) integration… more
    Microsoft Corporation (10/12/24)
    - Save Job - Related Jobs - Block Source
  • Principal Design Engineer

    Microsoft Corporation (Mountain View, CA)
    …cloud servers, clients, and augmented reality. We are looking for a **Principal Design Engineer ** to work in the dynamic Microsoft Artificial Intelligence System ... working on Intellectual Property (IP) microarchitecture specification, Register Transfer Level ( RTL ) design , synthesis, and System on Chip (SOC) integration… more
    Microsoft Corporation (10/03/24)
    - Save Job - Related Jobs - Block Source
  • ASIC Design Verification Engineer

    Cisco (San Jose, CA)
    …coverage through implementation and review of code and functional coverage. * Ensure RTL quality with qualifying the design with Gate Level Simulations on ... for Cisco's core Switching, Routing, and Wireless products. We design the networking hardware for Enterprises and Service Providers,...is on the lookout for a driven Senior Verification Engineer to join us in developing the next generation… more
    Cisco (10/01/24)
    - Save Job - Related Jobs - Block Source
  • ASIC Engineer , Design

    Meta (Menlo Park, CA)
    …SoC and IP for data center applications. **Required Skills:** ASIC Engineer , Design Responsibilities: 1. Architecture exploration 2. Micro-architecture ... **Summary:** Meta is hiring ASIC Design Engineers within our Infrastructure organization to build...development 3. RTL development using Verilog, System Verilog and HLS 4.… more
    Meta (10/09/24)
    - Save Job - Related Jobs - Block Source
  • ASIC Engineer , Design

    Meta (Menlo Park, CA)
    …SoC and IP for data center applications. **Required Skills:** ASIC Engineer , Design Responsibilities: 1. Architecture exploration. 2. Micro-architecture ... **Summary:** Meta is hiring ASIC Design Engineers within our Infrastructure organization to build...development. 3. RTL development using Verilog, System Verilog and HLS. 4.… more
    Meta (10/09/24)
    - Save Job - Related Jobs - Block Source
  • Design Engineer -Principal/MTS - TPG

    Micron Technology, Inc. (San Jose, CA)
    …build design architecture spec documents for the new features * Assist in design and development of schematics and/or RTL blocks _Lead and Develop Projects ... Device, System, Test, Probe, Process Integration, Assembly and Marketing to proactively design products to optimize all manufacturing functions and assure the best… more
    Micron Technology, Inc. (09/20/24)
    - Save Job - Related Jobs - Block Source
  • Senior Design Verification Engineer

    Microsoft Corporation (Mountain View, CA)
    The Artificial Intelligence Silicon Engineering team is seeking a **Senior Design Verification Engineer ** to deliver premium-quality designs once considered ... manner. We are looking for a ** ** **Senior** ** Design Verification Engineer ** to work in the...Advanced eXtensible Interface (AXI) protocols. + Background in debugging RTL (Verilog) designs as well as simulation and/or emulation… more
    Microsoft Corporation (10/12/24)
    - Save Job - Related Jobs - Block Source
  • Senior Design Verification Engineer

    Microsoft Corporation (Mountain View, CA)
    …our world. The Silicon Architecture and Verification team is seeking a **Senior Design Verification Engineer ** who can work with cross-discipline teams (systems, ... Microsoft Artificial Intelligence Silicon Engineering(AISiE) team is seeking a **Senior Design Verification Engineer ** to deliver premium-quality designs once… more
    Microsoft Corporation (09/28/24)
    - Save Job - Related Jobs - Block Source
  • Silicon Design Verification Engineer

    Microsoft Corporation (Mountain View, CA)
    The Artificial Intelligence Silicon Engineering team is seeking a **Silicon Design Verification Engineer ** to deliver premium-quality designs once considered ... functions in an extremely efficient manner. We are looking for a **Silicon Design Verification Engineer ** to work in the dynamic Microsoft Artificial… more
    Microsoft Corporation (10/03/24)
    - Save Job - Related Jobs - Block Source
  • ASIC Digital Design Engineer - WiFi…

    Qualcomm (San Jose, CA)
    …help create a smarter, connected future for all. As a Qualcomm Digital ASIC Engineer , you will define, model, design , optimize, verify, validate, implement, and ... power use, and verification or similarly for custom circuit design /layout flow. * Utilizes tools/applications (eg, RTL ...circuit design /layout flow. * Utilizes tools/applications (eg, RTL to GDS Flow, Virtuoso) to execute and enable… more
    Qualcomm (09/23/24)
    - Save Job - Related Jobs - Block Source
  • Hardware Engineer Intern - ASIC…

    IBM (San Jose, CA)
    …Professional Expertise + Experience in ASIC or FPGA logic verification. + Strong FPGA/ASIC RTL logic design skills. + Experience with programming in C, C++ and ... technologists to invent what's next for IBM and the world. As a Hardware Engineer intern, you will work with world-class global researchers focused on design more
    IBM (10/06/24)
    - Save Job - Related Jobs - Block Source
  • Senior IC Design Engineer

    Power Integrations (San Jose, CA)
    …and high voltage AC/DC technical experience is preferable. Solid understanding of digital design , RTL synthesis, verilog AMS, system verilog, and familiarity of ... circuits using CMOS/Bipolar analog/digital circuitry. Technical responsibilities include: circuit design (mostly digital, some analog), simulation, layout supervision and… more
    Power Integrations (08/08/24)
    - Save Job - Related Jobs - Block Source
  • Sr. Digital Design Engineer

    Integense (San Jose, CA)
    …by applying a holistic system-level approach combined with creative circuit design , proprietary silicon process technology and materials engineering, to provide ... a Senior / Principal Member of Technical Staff, Digital Design . This is an exciting opportunity to join the...Experienced in all Front and Back End activities - RTL , Verification, Synthesis, STA, DFT, ATPG, etc. + Adept… more
    Integense (09/25/24)
    - Save Job - Related Jobs - Block Source