• Senior ASIC Physical

    Capgemini (Santa Clara, CA)
    **Job Title : Senior ASIC Physical Design Engineer** **Job Location: Santa Clara, CA (Hybrid)** **Key Responsibilities** + Chip level floor planning, ... US by Capgemini. **Job:** _Developer_ **Organization:** _ERD PPL US_ **Title:** _Senior ASIC Physical Design Engineer_ **Location:** _CA-Santa Clara_… more
    Capgemini (10/16/24)
    - Save Job - Related Jobs - Block Source
  • Senior ASIC Physical

    NVIDIA (Santa Clara, CA)
    …work, to amplify human inventiveness and intelligence. We are now looking for a motivated ASIC Physical Design Engineer to join our dynamic and growing team. ... inventiveness and intelligence. What you'll be doing: + Drive next generation physical design work to achieve best in class PPA for high-performance designs, eg… more
    NVIDIA (09/27/24)
    - Save Job - Related Jobs - Block Source
  • Senior ASIC Physical

    NVIDIA (Santa Clara, CA)
    …work, to amplify human inventiveness and intelligence. We are now looking for a motivated ASIC Physical Design Engineer, Netlisting to join our dynamic and ... inventiveness and intelligence. What you'll be doing: + You will drive physical design of high-frequency and low-power CPUs, GPUs, SoCs at block level, cluster… more
    NVIDIA (09/25/24)
    - Save Job - Related Jobs - Block Source
  • Senior ASIC Floorplan Design

    NVIDIA (Santa Clara, CA)
    We are now looking for a Senior ASIC Floorplan Design Engineer! NVIDIA is seeking a talented ASIC Floorplan Engineer to design and implement the ... and floorplan improvement opportunities + Solve timing and routing congestion issues with physical and ASIC design teams by influencing early design and … more
    NVIDIA (10/08/24)
    - Save Job - Related Jobs - Block Source
  • WiFi ASIC Design Verification…

    Qualcomm (Santa Clara, CA)
    …Bachelor's degree in Science, Engineering, or related field and 2+ years of ASIC design , verification, validation, integration, or related work experience. OR ... Science, Engineering, or related field and 1+ year of ASIC design , verification, validation, integration, or related...systems modelling language proficiency is a plus - WIFI Physical layer knowledge is a plus **Principal Duties &… more
    Qualcomm (09/19/24)
    - Save Job - Related Jobs - Block Source
  • Sr. SOC/ ASIC Physical Design

    SpaceX (Sunnyvale, CA)
    Sr. SOC/ ASIC Physical Design Engineer (Silicon Engineering) at SpaceX Sunnyvale, CA SpaceX was founded under the belief that a future where humanity is out ... ultimate goal of enabling human life on Mars. SR. SOC/ ASIC PHYSICAL DESIGN ENGINEER (SILICON...and weekends as needed COMPENSATION AND BENEFITS: Pay range: Physical Design Engineer/ Senior : $170,000.00 -… more
    SpaceX (08/16/24)
    - Save Job - Related Jobs - Block Source
  • Senior ASIC Design Engineer

    NVIDIA (Santa Clara, CA)
    NVIDIA is seeking an outstanding Senior ASIC Design Engineer to design and implement the world's leading SoC's and GPU's. This position offers the ... synthesis/timing clean design while working with the physical design team to ensure a routable...Systems design . + A deep understanding of ASIC design flow including RTL design more
    NVIDIA (08/07/24)
    - Save Job - Related Jobs - Block Source
  • Senior ASIC Design Engineer…

    NVIDIA (Santa Clara, CA)
    …+ As a Clocks team member, you will be collaborating with other architects, ASIC designers and verification engineers to design high frequency clocks. + You ... today. The clocks group is looking for a top-notch ASIC engineer to join the team. The Team is...and CPU clocking. The team collaborates with the front design team to understand the clocking requirements for the… more
    NVIDIA (09/04/24)
    - Save Job - Related Jobs - Block Source
  • Senior ASIC Design Engineer

    NVIDIA (Santa Clara, CA)
    …+ As a Clocks team member, you will be collaborating with other architects, ASIC designers and verification engineers to design high frequency clocks. + You ... today. The Clocks group is looking for a top-notch ASIC engineer to join the team. The Team is...SOC clocking. The team collaborates with the front end design team to understand the clocking requirements for the… more
    NVIDIA (08/09/24)
    - Save Job - Related Jobs - Block Source
  • Senior ASIC Power Engineer

    NVIDIA (Santa Clara, CA)
    We are now looking for a Senior ASIC Power Engineer! NVIDIA is seeking extraordinary power engineers to design hardware accelerators and processors on our ... in SystemVerilog or similar HDL + Solid understanding of physical design and VLSI + Good communication...want to hear from you. Come, join our GPU ASIC team and help build the real-time, cost-effective computing… more
    NVIDIA (08/31/24)
    - Save Job - Related Jobs - Block Source
  • Senior Physical Design

    Amazon (Sunnyvale, CA)
    …generation of ML accelerator at edge. Work hard. Have fun. Make history. As a Senior Physical Design Engineer, you will: - Work with RTL/logic designers ... Teams Basic Qualifications - BS in EE/CS - 7+ years of experience in ASIC Physical Design from RTL-to-GDSII in FINFET technologies such as 5nm/7nm, 14/16nm -… more
    Amazon (09/29/24)
    - Save Job - Related Jobs - Block Source
  • Senior Logic Design Engineer-…

    NVIDIA (Santa Clara, CA)
    We are now looking for a Logic Design Engineer with Physical Design background! As a member of our CPU Logic Design Team, you will be responsible for the ... network and last-level caches , working closely with the physical design team on implementation, synthesis and...expertise is required as is a deep understanding of ASIC design flow including RTL design more
    NVIDIA (08/22/24)
    - Save Job - Related Jobs - Block Source
  • Senior Design Verification Engineer

    Microsoft Corporation (Mountain View, CA)
    The Artificial Intelligence Silicon Engineering team is seeking a ** Senior Design Verification Engineer** to deliver premium-quality designs once considered ... functions in an extremely efficient manner. We are looking for a ** ** ** Senior ** ** Design Verification Engineer** to work in the dynamic Microsoft Artificial… more
    Microsoft Corporation (10/12/24)
    - Save Job - Related Jobs - Block Source
  • Senior Logic Design Engineer

    Microsoft Corporation (Mountain View, CA)
    …the implementation meets both architectural and micro-architectural intent. + Interface with architecture, physical design (PD), design for test (DFT), and ... Azure cloud servers, clients, and augmented reality. We are looking for a ** Senior Logic Design Engineer** to work in the dynamic Microsoft Artificial… more
    Microsoft Corporation (10/09/24)
    - Save Job - Related Jobs - Block Source
  • Physical Design Engineer, Annapurna…

    Amazon (Cupertino, CA)
    …handling massive scale and rapid integration of emergent technologies. We're looking for an ASIC Physical Design Engineer to help us trail-blaze new ... building an environment that celebrates knowledge-sharing and mentorship. Our senior members enjoy one-on-one mentoring and thorough, but kind,...3yrs in EE/CS - 4+ years of experience in ASIC Physical Design from -… more
    Amazon (08/02/24)
    - Save Job - Related Jobs - Block Source
  • Sr. Physical Design Methodology…

    Amazon (Cupertino, CA)
    …handling massive scale and rapid integration of emergent technologies. We're looking for an ASIC Physical Design Methodology Engineer to help us trail-blaze ... Proficient in programming/scripting languages (Perl, Python, C++) - Solid understanding of ASIC physical design , and methodologies including synthesis, place… more
    Amazon (10/18/24)
    - Save Job - Related Jobs - Block Source
  • Senior Digital Design Engineer

    Teledyne (Mountain View, CA)
    …of integrated circuits and related development. Participates in all phases of physical design , including floor planning, clock synthesis, timing optimization, ... + Schematic capture + Circuit simulation + Layout and physical design + Debug and verification for...service issues + Advanced level experience with digital and ASIC design + Advanced level experience with… more
    Teledyne (10/10/24)
    - Save Job - Related Jobs - Block Source
  • Senior Mask Design Engineer…

    NVIDIA (Santa Clara, CA)
    …creativity and intelligence. We would love to hear from you! We are looking for a Senior Mask Layout Design Engineer, someone who is excited to join a growing ... What you'll be doing: + Lead and implement IC physical layout for mixed-signal functions like high speed SerDes,...and various other building blocks of a successful IC design in groundbreaking sub-micron CMOS technologies using Cadence tools.… more
    NVIDIA (10/17/24)
    - Save Job - Related Jobs - Block Source
  • Senior Mask Layout Design Engineer

    NVIDIA (Santa Clara, CA)
    Are you interested in joining our Dynamic team? If yes, We are looking for a Senior Mask Layout Design Engineer - someone who is excited to join a growing group ... to amplify human creativity and intelligence. What you'll be doing: + Perform physical layout for mixed-signal functions like PLL's, high speed I/O circuits, general… more
    NVIDIA (10/14/24)
    - Save Job - Related Jobs - Block Source
  • Senior Mask Design Engineer…

    NVIDIA (Santa Clara, CA)
    … Engineer? If yes, We would love to hear from you! We are looking for a Senior Mask Layout Design Engineer, someone who is excited to join a growing and dynamic ... high-speed mixed-signal circuit designs. What you'll be doing: + Performing physical layout for mixed-signal functions like PLL's, high speed SerDes, Analog… more
    NVIDIA (09/04/24)
    - Save Job - Related Jobs - Block Source