• ASIC Engineer Intern

    Meta (Austin, TX)
    **Summary:** Meta is seeking an ASIC Engineer Intern , Architecture to join our Infrastructure organization. Our servers and data centers are the ... our expert engineers to build "Green" data center accelerators. **Required Skills:** ASIC Engineer Intern , Architecture Responsibilities: 1. Work on… more
    Meta (11/06/24)
    - Save Job - Related Jobs - Block Source
  • ASIC Engineer Intern , Design

    Meta (Austin, TX)
    …data center accelerators. **Required Skills:** ASIC Engineer Intern , Design Responsibilities: 1. Participate in Micro- architecture , Design, and ... **Summary:** Meta is seeking an ASIC Design Engineer Intern ...or System Verilog or HLS 8. Knowledge of Computer Architecture and Logic Design fundamentals 9. Must obtain work… more
    Meta (11/02/24)
    - Save Job - Related Jobs - Block Source
  • ASIC Rtl Engineer Intern

    Amazon (Austin, TX)
    …of the end customer requirements, including software applications, use models, system architecture and the SoC architecture /micro- architecture of our ... or CE - Experience testing Verilog designs - Experience implementing computer architecture concepts - Proficiency with a scripting language (Python or Perl)" Amazon… more
    Amazon (10/04/24)
    - Save Job - Related Jobs - Block Source
  • ASIC Design Verification Engineer

    Amazon (Austin, TX)
    …of end customer requirements including software applications, use models, system architecture and SoC architecture /micro- architecture solutions. * ... in Electrical Engineering or Computer Engineering - Experience implementing computer architecture concepts and testing Verilog designs - Proficiency with a scripting… more
    Amazon (10/04/24)
    - Save Job - Related Jobs - Block Source
  • ASIC Formal Verification Engineer

    Amazon (Austin, TX)
    …Coursework or prior internship experience in the basics of computer architecture . Preferred Qualifications - Experience or previous technical internship(s) with ... hardware model checkers: JasperGold, or VC Formal. - Experience or previous technical internship(s) with RTL: Verilog or VHDL. - Knowledge of declarative programming languages: Ocaml, Haskell. - Experience with scripting languages, such as Python, or TCL. -… more
    Amazon (10/04/24)
    - Save Job - Related Jobs - Block Source