- Amazon (Austin, TX)
- …be responsible for defining and checking the specification of critical hardware modules using formal methods and industrial model checkers. You will be a part of a ... 2025 and September 2026 - Completed coursework or prior internship experience with formal methods (SW/HW) - Coursework or prior internship experience in the basics… more
- Meta (Austin, TX)
- **Summary:** Meta is hiring ASIC Design Verification Engineer within the Infrastructure organization. We are looking for individuals with experience in ... and Post-Silicon teams towards creating a first-pass silicon success. **Required Skills:** ASIC Engineer , Design Verification Responsibilities: 1. Define and… more
- Meta (Austin, TX)
- **Summary:** Meta is hiring ASIC Design Verification Engineer within the Infrastructure organization. We are looking for individuals with experience in ... teams towards creating a first-pass silicon success. **Required Skills:** ASIC Engineer , Design Verification Responsibilities:...or more of the following areas along with functional verification - SV Assertions, Formal , Emulation. 20.… more
- Meta (Austin, TX)
- **Summary:** Meta is hiring ASIC Design Verification Engineer within the Infrastructure organization. We are looking for individuals with experience in ... you will be able to use other approaches like Formal and Emulation to achieve a bug-free design. The...teams towards creating a first-pass silicon success. **Required Skills:** ASIC Engineer , Design Verification Responsibilities:… more
- Qualcomm (Austin, TX)
- …such as SystemVerilog-UVM, coverage development, assertion model development and formal verification (property checking). Involve in developing automation ... field is preferred + 5+ years of experience with ASIC design and verification tools, techniques, and...not mandatory + Knowledge or experience with Assertion Based Formal Verification is desirable but not mandatory… more
- Amazon (Austin, TX)
- …in the validation of FPGAs using test benches, which can be reused for the ASIC implementation . Run formal verification of complex blocks to ensure ... in communication systems - Familiarity with Matlab - Familiarity with formal verification techniques - Strong written and verbal skills Amazon is committed… more
- Amazon (Austin, TX)
- …Master's or Ph.D degree in Electrical / Communications Engineering. - Familiarity with formal verification techniques. - Familiarity with Matlab. - Experience in ... sub-team responsible for defining and implementing Application Specific Integrated Circuit ( ASIC ) devices used for communication links between low Earth orbit (LEO)… more
- Amazon (Austin, TX)
- …digital verification , preferably in areas of image processing. - Familiarity with formal verification techniques - Lab debug experience and/or FPGA debug - ... highly differentiated silicon into Blink and Ring battery powered devices. Our verification team works on state-of-the art SoCs in a vertically integrated team… more
- Meta (Austin, TX)
- … engineers to build "Green" data center accelerators. **Required Skills:** ASIC Engineer Intern, Design Responsibilities: 1. Participate in Micro-architecture, ... **Summary:** Meta is seeking an ASIC Design Engineer Intern to join...will have an opportunity to participate in design and verification of advanced IPs using state of the art… more
- Meta (Austin, TX)
- …complex SoC and IP for data center applications. **Required Skills:** ASIC Engineer , Design Responsibilities: 1. Architecture exploration 2. Micro-architecture ... **Summary:** Meta is hiring ASIC Design Engineers within our Infrastructure organization to...in HLS 17. Experience with Synthesis, Timing Closure and Formal Verification Methodology 18. Experience with Power… more
- Meta (Austin, TX)
- …complex SoC and IP for data center applications. **Required Skills:** ASIC Engineer , Design Responsibilities: 1. Architecture exploration. 2. Micro-architecture ... **Summary:** Meta is hiring ASIC Design Engineers within our Infrastructure organization to...Peripheral Subsystems. 10. Experience with Synthesis, Timing Closure and Formal Verification Methodology. 11. Master's or PhD… more
- Meta (Austin, TX)
- …complex SoC and IP for data center applications. **Required Skills:** ASIC Engineer , Design Responsibilities: 1. Architecture exploration 2. Micro-architecture ... **Summary:** Meta is hiring ASIC Design Engineers within our Infrastructure organization to...Peripheral Subsystems 12. Experience with Synthesis, Timing Closure and Formal Verification Methodology 13. Master's or PhD… more
- Amazon (Austin, TX)
- …Familiarity with UVM and Matlab. . Ability to write assertions and exposure to Formal verification Amazon is committed to a diverse and inclusive workplace. ... Come work at Amazon! We're hiring a Sr. Modem Engineer within a high performance ASIC design...solutions, and meeting the power objectives . Create standalone verification test bench to verify the correctness of your… more
- Amazon (Austin, TX)
- …Familiarity with UVM and Matlab . Ability to write assertions and exposure to Formal verification Amazon is committed to a diverse and inclusive workplace. ... blocks . Perform initial synthesis & timing analysis . Assist verification team in unit verification including test plan development . Assist with debug and… more
- Meta (Austin, TX)
- …entire stack, from transistor, through architecture, to firmware, and algorithms. As a Design Verification Engineer at Meta Reality Labs, you will work with a ... of the art IPs or SoCs. **Required Skills:** Design Verification Engineer Responsibilities: 1. Work with researchers...or more of the following areas along with functional verification - SV Assertions, Formal , Emulation. 11.… more
- Meta (Austin, TX)
- **Summary:** As a Design Verification Engineer at Meta Reality Labs, you will work with a world-class group of researchers and engineers, and use your digital ... multiple state of the art SOCs. **Required Skills:** Design Verification Engineer Responsibilities: 1. Work with researchers...or more of the following areas along with functional verification - SV Assertions, Formal , Emulation. 14.… more
- Meta (Austin, TX)
- …entire stack, from transistor, through architecture, to firmware, and algorithms. As a Design Verification Engineer at Meta Reality Labs, you will work with a ... multiple state of the art IPs. **Required Skills:** Design Verification Engineer Responsibilities: 1. Work with researchers...or more of the following areas along with functional verification - SV Assertions, Formal , Emulation. 12.… more
- Qualcomm (Austin, TX)
- …timing fixes and functional ECOs, debugging and fixing physical violations, and formal verification . The individual also should have deep knowledge on ... Compiler - Timing closure experience in Synopsys PTSI - Formal verification experience - Power domain analysis...Science, Engineering, or related field and 6+ years of ASIC design, verification , validation, integration, or related… more
- Amazon (Austin, TX)
- …Familiarity with UVM and Matlab. . Ability to write assertions and exposure to Formal verification Amazon is committed to a diverse and inclusive workplace. ... Come work at Amazon! We're hiring a Digital Design Engineer within a high performance ASIC design...solutions, and meeting the power objectives . Create standalone verification test bench to verify the correctness of your… more
- Micron Technology, Inc. (Richardson, TX)
- …based on the gate-level design only while the Logic chip can use a full ASIC flow. Lastly, verification and testing (validation) of HBM is the most challenging ... to enrich life. As an HBM SOC Physical Design Engineer , you will be responsible for the design &...Full Chip Level Timing Closure, SRAM Compilers, Physical Design Verification (DRC/LVS), Formal Equivalence Verification … more