• Sr. Physical Design Engineer

    Belcan (Palo Alto, CA)
    Sr. Physical Design Engineer Job Number: 354330 Category: ...contribute to all design phases of physical design of high performance SoC design ... Design Engineering Description: Job Title: Sr. Physical Design Engineer Pay rate: $66.34 /hr. Location:...to GDSII. You will collaborate with the Foundry Process Engineer , SoC Architect, Microarchitecture, Packaging, Signal Integrity… more
    Belcan (01/15/25)
    - Save Job - Related Jobs - Block Source
  • ASIC Engineer , Physical Design

    Meta (Sunnyvale, CA)
    …execution. 3. Deliver physical design of an end-to-end IP or integration of ASIC/ SoC design and point out lower power and higher performance trade-offs. 4. ... Chip ( SoC ) and IP for data center applications. **Required Skills:** ASIC Engineer , Physical Design Responsibilities: 1. Develop and own physical design more
    Meta (01/25/25)
    - Save Job - Related Jobs - Block Source
  • ASICS Design Verification Engineer

    Qualcomm (Santa Clara, CA)
    …the Invention Age - and this is where you come in as an ASIC Design Verification Engineer The team is responsible for the complete verification lifecycle, from ... development and formal verification (property checking). Learn and deploy power-aware UPF verification flow and methodology. Involve in developing automation to… more
    Qualcomm (03/07/25)
    - Save Job - Related Jobs - Block Source
  • Digital Design Engineer

    Meta (Sunnyvale, CA)
    …SoCs that accelerate machine-learning and compute-vision workloads. **Required Skills:** Digital Design Engineer Responsibilities: 1. Contribute to ASIC digital ... Qualifications: 8. 3+ years of experience as a Hardware Design Engineer for production silicon shipped in...design uArchitecture and RTL coding 10. Experience in SoC bus and interconnect protocols 11. Experience with at… more
    Meta (01/30/25)
    - Save Job - Related Jobs - Block Source
  • Senior E/E & Semiconductor Engineer

    Capgemini (Santa Clara, CA)
    …** **Job Location: Santa Clara CA** **Job description:** We are seeking Digital Design (RTL) engineer for our full time role with Capgemini Engineering. ... using Verilog/System Verilog/VHDL. + Develop and implement low power design ( UPF /CPF). + Design top...**Organization:** _ERD PPL US_ **Title:** _Senior E/E & Semiconductor Engineer - Digital Design (RTL) Engineer_ **Location:**… more
    Capgemini (01/28/25)
    - Save Job - Related Jobs - Block Source
  • Silicon Digital Design Engineer

    Google (Mountain View, CA)
    …field, or equivalent practical experience. + 3 years of experience with digital logic design principles, RTL design concepts, and languages such as Verilog or ... to optimize RTL code, performance and power as well as low-power design techniques. Preferred qualifications: + Master's degree or PhD in Electrical Engineering,… more
    Google (03/07/25)
    - Save Job - Related Jobs - Block Source
  • Senior Hardware Engineer

    Motion Recruitment Partners (Palo Alto, CA)
    Senior Hardware Engineer Palo Alto, CA **Onsite** Contract $70/hr - $75/hr Physical Design Engineer As a Physical Design Engineer , you will ... contribute to all design phases of physical design of high performance SoC design...to GDSII. You will collaborate with the Foundry Process Engineer , SoC Architect, Microarchitecture, Packaging, Signal Integrity… more
    Motion Recruitment Partners (01/17/25)
    - Save Job - Related Jobs - Block Source
  • Lead CPU RTL Front End Design

    Google (Mountain View, CA)
    …or AI accelerators. + Experience with ARM Instruction Set Architecture. + Experience with SOC design , architect, and integration. Be part of a team that pushes ... + Experience with RTL language (System Verilog) and related design processes (eg, Lint, UPF ). Preferred qualifications: + Master's degree or PhD in Electrical… more
    Google (02/22/25)
    - Save Job - Related Jobs - Block Source
  • Senior RTL Design Engineer , Camera,…

    Google (Mountain View, CA)
    …field, or equivalent practical experience. + 5 years of experience with digital logic design principles, RTL design concepts, and languages such as Verilog or ... techniques to optimize RTL code, performance and power as well as low-power design techniques. + Experience with a scripting language such as Perl or Python.… more
    Google (03/15/25)
    - Save Job - Related Jobs - Block Source
  • Machine Learning Performance Modeling…

    Meta (Sunnyvale, CA)
    **Summary:** We are currently seeking a machine learning performance modeling engineer to support the development of a custom machine learning software/hardware ... SoCs for AR/VR devices. **Required Skills:** Machine Learning Performance Modeling Engineer Responsibilities: 1. Lead power and performance modeling of IP components… more
    Meta (01/09/25)
    - Save Job - Related Jobs - Block Source
  • Applications Engineer Consultant Functional…

    Siemens (Fremont, CA)
    …and more cost-effectively. Our innovative products and solutions help engineers conquer design challenges in the increasingly complex worlds of board and chip ... design . We have a unique company culture. With its...competent leadership from our managers and executives. This Applications Engineer (AE) position delivers technical expertise for Functional Verification… more
    Siemens (03/04/25)
    - Save Job - Related Jobs - Block Source
  • Applications Engineer Consultant EDA…

    Siemens (Fremont, CA)
    …to build a career in a rapidly growing and constantly innovating Electronic Design Automation (EDA) industry? Do you enjoy working with cutting edge technology and ... EDA could be the place for you! Job Description: This Applications Engineer (AE) position delivers technical expertise for Functional Verification of digital,… more
    Siemens (03/18/25)
    - Save Job - Related Jobs - Block Source