• ASIC DV Technical Lead

    Cisco (Maynard, MA)
    …to a company culture that empowers an inclusive future for all. Your Impact The ASIC Design Verification Technical Lead Engineer will be working on ... technical leaders in the engineering community. This Technical Lead Engineer will need to operate...ability to implement effectively without supervision * Experience leading ASIC technical teams is a plus *… more
    Cisco (01/14/25)
    - Save Job - Related Jobs - Block Source
  • ASIC Engineering Technical Leader

    Cisco (San Jose, CA)
    …of engineers to complete verification of a complex block, cluster or chip-level design * Lead verification for a complete SOC or ASIC i * Prior Experience with ... working together to ensure the successful verification of the ASIC throughout its lifecycle. Your Impact: You will gain...You will: * Architect block, cluster and top level DV environment infrastructure * Create DV infrastructure… more
    Cisco (12/06/24)
    - Save Job - Related Jobs - Block Source
  • UVM Design Verification Engineer III

    Textron (Wilmington, MA)
    …the products we make\! **_About This Role_** Textron Systems is looking for a FPGA/ ASIC Design Verification \( DV \) Engineer whose primary job function will be to ... support the verification of FPGA and ASIC designs for our electronic systems\. The FPGA/...items * Generate digital verification scripting and automation * Lead and supervise digital verification tasks of multiple projects… more
    Textron (11/05/24)
    - Save Job - Related Jobs - Block Source
  • Senior Mixed-Signal Design Verification Engineer

    Google (Mountain View, CA)
    …+ 5 years of experience leading digital verification using SystemVerilog for ASIC designs. + Experience developing and maintaining design verification ( DV ) ... design, Design for testing (DFT) and physical implementation stakeholders to make technical decisions. + Be the primary point of contact for functional verification… more
    Google (01/15/25)
    - Save Job - Related Jobs - Block Source
  • Silicon Validation Engineer

    Meta (Redmond, WA)
    …system validation plan development, execution and sign-off. 2. Identify and communicate technical risks related to the project to the stakeholders. 3. Plan, ... whole and drives test execution and debug with cross functional/PnP teams. 5. Lead lab debug, silicon bug repro, failure analysis, and failure report activities. 6.… more
    Meta (01/17/25)
    - Save Job - Related Jobs - Block Source