• Apple (Beaverton, OR)
    …hardworking engineers for CPU block-level physical design . Description As a CPU Physical Design Engineer , you will drive or participate in ... targeting ambitious PPA goals Will be responsible for block-level physical design delivery along with closure of...synthesis/PNR tool features and optimizations and their adoption in CPU design Will work with x-functional top-level… more
    job goal (12/12/25)
    - Save Job - Related Jobs - Block Source
  • Apple (Beaverton, OR)
    …with construction/modify timing flows, timing analysis, and timing closure. Description As the CPU Design Timing Engineer , you will be responsible for ... the project including scripting to improve analysis flows and engineer efficiency. Work extensively with CPU micro-architects...such as CPUs or other similar designs Understanding of physical design tools and methodology including logic… more
    job goal (12/12/25)
    - Save Job - Related Jobs - Block Source
  • Intel (Hillsboro, OR)
    …resolve failing tests. Collaborate with CPU architects, RTL developers, and physical design teams to improve verification of complex architectural and ... a better tomorrow. Do you want to be an engineer in the future? The E-core CPU ...not limited to, the following: Perform functional verification of CPU logic to ensure design will meet… more
    job goal (12/12/25)
    - Save Job - Related Jobs - Block Source
  • Apple (Beaverton, OR)
    …we found it. Join us to help deliver the next groundbreaking Apple product! As a CPU Physical Electrical Analysis Engineer , you will be driving the block and ... top level design of power-grid and analysis of high performance compute...on compute-oriented block implementation (GPU / Neural network / CPU PNR blocks) Experience in TCL-based automation with PNR… more
    job goal (12/12/25)
    - Save Job - Related Jobs - Block Source
  • Apple (Beaverton, OR)
    … delivery - work with multi-functional engineering team to implement and verify physical design on the aspects of timing, area, reliability, testability and ... Pro, and Mac. We are looking for an experienced engineer who can drive CPU multi-level cache...RTL ownership - development, assessment and refinement of RTL design to target power, performance, area and timing goals… more
    job goal (12/12/25)
    - Save Job - Related Jobs - Block Source
  • Apple (Beaverton, OR)
    … delivery - work with multi-functional engineering team to implement and verify physical design on the aspects of timing, area, reliability, testability and ... experienced engineer to drive architecture and RTL development of CPU integer, floating-point, and/or load/store execution for our performant cores. Description… more
    job goal (12/12/25)
    - Save Job - Related Jobs - Block Source
  • Intel (Hillsboro, OR)
    …measures to resolve failing tests. Collaborates with architects, RTL developers, and physical design teams to improve verification of complex architectural and ... verification scope, strategy, and techniques. Creates abstraction models for convergence on the design , carves out the right boundaries for the design , and… more
    job goal (12/12/25)
    - Save Job - Related Jobs - Block Source
  • Intel (Hillsboro, OR)
    …a design database that is ready for manufacturing. Conducts all aspects of the CPU physical design flow including synthesis, place and route, clock tree ... Who You Are Your responsibilities will include but not be limited to Performs physical design implementation of custom CPU designs from RTL to GDS to create… more
    job goal (12/12/25)
    - Save Job - Related Jobs - Block Source
  • Apple (Beaverton, OR)
    …Description Participating and engaging with cross functional teams to tackle key physical design challenges. Developing innovative solutions in physical ... high-performance, power-efficient SoCs. You will work on world class CPU , GPU, Analog/Mixed Signal and SOC designs by developing... team productivity. Collaborating with other teams such as physical design verification, RC extraction, IR and… more
    job goal (12/12/25)
    - Save Job - Related Jobs - Block Source
  • Lowe's (Charlotte, NC)
    …deep learning (DL) frameworks and large language models (LLMs). The Sr AI Engineer will work on scaling model performance, building essential tools and frameworks, ... and deployment. Manages graphics processing unit (GPU) and central processing unit ( CPU ) resources to optimize the execution of CV, AI models to ensure… more
    job goal (12/12/25)
    - Save Job - Related Jobs - Block Source
  • Microsoft Corporation (Raleigh, NC)
    …& Manufacturing Engineering (CSME) organization within SCHIE is responsible for design , development, manufacturing and packaging of Microsoft's state of the art ... and optimize the Cloud infrastructure. We are looking for a Principal Verification Engineer to join the team. Responsibilities Lead an SoC verification team, owning… more
    job goal (12/12/25)
    - Save Job - Related Jobs - Block Source
  • Honeywell (Phoenix, AZ)
    …specify cohesive interactions of EDA applications and compute hardware resource needs (eg, CPU threads, memory depth) Knowledge of IC Design platform needs ... spanning IC Design cell development, macrocell development, ASIC design systems, physical verification and mask-CAD flows. WE VALUE Bachelor's degree or… more
    job goal (12/12/25)
    - Save Job - Related Jobs - Block Source
  • Microsoft Corporation (Hillsboro, OR)
    …Engineering (CSME) organization within SCHIE is responsible for design , development, manufacturing and packaging of Microsoft's state-of-the-art computer ... We are looking for a Senior SoC HW (Security/Functional) Validation Engineer to join the team. Responsibilities The Silicon computing development team… more
    job goal (12/12/25)
    - Save Job - Related Jobs - Block Source
  • Paycom Online (Oklahoma City, OK)
    …architectural priorities, especially in AI model deployment and MLOps workflows. Design and implement autonomous or semi-autonomous AI agents capable of multi-step ... AI practices in compliance with OWASP ML Top 10 and relevant standards. Design and evolve AI/ML pipelines and software architecture to support continuous delivery… more
    job goal (12/12/25)
    - Save Job - Related Jobs - Block Source
  • Senior CPU Design Engineer

    NVIDIA (Hillsboro, OR)
    We are looking for a Senior CPU Design Engineer ! NVIDIA is seeking best-in-class CPU Design Engineers to design the world's leading CPUs. This ... will work closely with fellow design engineers, architects, verification engineers, and physical design engineers to accomplish your tasks. What you will be… more
    NVIDIA (09/16/25)
    - Save Job - Related Jobs - Block Source
  • Sr Principal Engineer , CPU

    Global Foundries (Richardson, TX)
    …insight, and passion to work to redefine what's possible Essential Responsibilities: As a CPU design engineer you own or participate in the following: ... information, visit www.gf.com. Summary of Role: We're seeking a CPU RTL design engineer with...blocks and implement RTL, and work with verification and physical design engineers to ensure adherence to… more
    Global Foundries (11/25/25)
    - Save Job - Related Jobs - Block Source
  • CPU Design Methodology…

    NVIDIA (Hillsboro, OR)
    We are now looking for a CPU Design Methodology Engineer ! The complexity of chip development has greatly increased over the years. We are now packing tens of ... CPU team is looking for a top ASIC Engineer with an interest in SOC design ...build complex chips and interact directly with unit-level ASIC, Physical Design , CAD, Package Design ,… more
    NVIDIA (11/20/25)
    - Save Job - Related Jobs - Block Source
  • Senior ASIC Physical Design

    NVIDIA (Santa Clara, CA)
    … Cache Coherent Interconnects Design Team, you will be responsible for the physical design of CPU on-chip interconnect network and last-level caches, ... member of our CPU team, you'll be a liaison between Logic design and Physical design teams responsible for achieving timing, area, performance and power… more
    NVIDIA (11/20/25)
    - Save Job - Related Jobs - Block Source
  • Senior ASIC Design Engineer - Clocks…

    NVIDIA (Santa Clara, CA)
    design the GPU or CPU clocks to satisfy all the architectural/ design / physical constraints. + Improve Power, Performance, and Area (PPA) of innovative ... CPU clocking. The team collaborates with the front design team to understand the clocking requirements for the...implement new Clocking topologies in RTL. + Collaborate with Physical design and timing team to evaluate… more
    NVIDIA (10/28/25)
    - Save Job - Related Jobs - Block Source
  • ASIC Clocks Design Engineer - New…

    NVIDIA (Santa Clara, CA)
    design the GPU or CPU clocks to satisfy all the architectural/ design / physical constraints. + Improve Power, Performance, and Area (PPA) of innovative ... CPU clocking. The team collaborates with the front design team to understand the clocking requirements for the...implement new Clocking topologies in RTL. + Collaborate with Physical design and timing team to evaluate… more
    NVIDIA (12/10/25)
    - Save Job - Related Jobs - Block Source