• Senior ASIC CAD

    Fortive Corporation (Beaverton, OR)
    Job Title: Senior ASIC CAD Engineer Job Description: We are seeking an experienced and detail-oriented Senior CAD Engineer to join our team. ... to create, modify, and maintain an intuitive and automated ASIC design environment. This role will also require extensive...communication and team management skills. + US Person This Senior CAD Engineer role provides… more
    Fortive Corporation (11/23/24)
    - Save Job - Related Jobs - Block Source
  • Senior ASIC Floorplan Design…

    NVIDIA (Santa Clara, CA)
    We are now looking for a Senior ASIC Floorplan Design Engineer ! NVIDIA is seeking a talented ASIC Floorplan Engineer to design and implement the ... Drive the area review process and collaborate with the ASIC design team to identify area, interconnect and floorplan...Verilog, System Verilog or similar HVL + Experience with CAD and physical design methodologies (flow and tool development),… more
    NVIDIA (11/06/24)
    - Save Job - Related Jobs - Block Source
  • Senior ASIC Design Engineer

    NVIDIA (Santa Clara, CA)
    We are now looking for a Senior ASIC Design Engineer for Memory Controllers. As a Senior Designer at NVIDIA, you'll join a group of hardworking engineers ... including RTL design, synthesis, functional verification and timing analysis using groundbreaking CAD tools and using the latest process technologies. What we need… more
    NVIDIA (11/13/24)
    - Save Job - Related Jobs - Block Source
  • Senior Mixed-Signal ASIC Designer,…

    Google (Mountain View, CA)
    Senior Mixed-Signal ASIC Designer, Project Taara...About the role: The Taara Project is seeking a Senior Integrated Circuit engineer leading the next ... systems. The successful candidate will lead application specific integrated circuit ( ASIC ) development from concept to product. The position seeks highly-motivated… more
    Google (09/19/24)
    - Save Job - Related Jobs - Block Source
  • Senior Synthesis Flow CAD

    NVIDIA (Santa Clara, CA)
    …team, you'll design, develop and support sophisticated flows around EDA tools and our CAD programs. What you'll be doing: + You will architect highly automated and ... Be responsible for design, implementation and testing in-house of CAD programs + Work with design teams and leading...design implementation and analysis tools + Provide support for ASIC tools and flows + Assist chip design teams… more
    NVIDIA (11/02/24)
    - Save Job - Related Jobs - Block Source
  • Senior Timing Methodology Engineer

    NVIDIA (Santa Clara, CA)
    …work, to amplify human inventiveness and intelligence. We are seeking an innovative Senior Timing Methodology Engineer to help drive sign-off strategies for the ... QOR metrics for high-speed designs. The focus is on CAD flow development and analysis which is the primary...Electrical or Computer Engineering with 5 years' experience in ASIC Design and Timing. + Good knowledge of extraction,… more
    NVIDIA (09/18/24)
    - Save Job - Related Jobs - Block Source
  • Senior Package Layout Engineer

    NVIDIA (Santa Clara, CA)
    …in a wide range of sectors. To this purpose, we are now seeking a hard-working Senior Package Layout Engineer who is committed to making a difference in the ... Layout team, you will collaborate to implement high speed/density ASIC packages. + Perform substrate breakout patterns for ...size, cost, and system performance. + Develop symbols and CAD library databases using Cadence APD design tools +… more
    NVIDIA (11/22/24)
    - Save Job - Related Jobs - Block Source
  • Senior SOC Design Engineer

    NVIDIA (Santa Clara, CA)
    …to our environment. The NVIDIA System-On-Chip (SOC) group is looking for a top ASIC Engineer with a curiosity about SOC design automation, RTL integration, chip ... Are you looking for an SOC Design Engineer opportunity? If yes, come and join us....GPU and Tegra chips and interact directly with unit-level ASIC , Physical Design, CAD , Package Design, Software,… more
    NVIDIA (10/24/24)
    - Save Job - Related Jobs - Block Source
  • Mixed Signal IC Design Senior

    RTX Corporation (Goleta, CA)
    …secure world. Job Summary: We have an exciting opportunity for a Mixed Signal IC design Senior Engineer to join our strong team. In this position you will be ... part of this team, you will be participating in mixed-signal ASIC /ROIC development activities with cross-functional teams including chip architecture, specification,… more
    RTX Corporation (11/23/24)
    - Save Job - Related Jobs - Block Source
  • Senior Research Engineer I

    University of Southern California (Arlington, VA)
    Senior Research Engineer IApply (https://usc.wd5.myworkdayjobs.com/ExternalUSCCareers/job/Arlington-VA/ Senior -Research- Engineer -I\_REQ20140783/apply) ... leader in disrupting and advancing the fields of front-end ASIC and FPGA design, reconfigurable architectures, and EDA tools....to perform research and development in the area of CAD and EDA tools for FPGA hardware. This position… more
    University of Southern California (10/29/24)
    - Save Job - Related Jobs - Block Source
  • GPS Senior Specialist, Electrical…

    L3Harris (Anaheim, CA)
    Job Title: GPS Senior Specialist, Electrical Engineer Job Code: 16385 Job Location: Anaheim, CA - (Responsibilities must be performed onsite.) Job Schedule: 4/10 ... of professionals. Job Description: As a Sr. Specialist Electrical Engineer , the candidate must have experience with L band...and flow down applicable requirements to other groups (software, ASIC , & test) so that they can contribute to… more
    L3Harris (09/29/24)
    - Save Job - Related Jobs - Block Source
  • Senior DFT Engineer

    Cisco (San Jose, CA)
    …Work With You will be in the Silicon One development organization as an ASIC Implementation Technical Lead in San Jose, CA with a primary focus on Design-for-Test. ... flows, and post-silicon test bring up procedures. Preferred qualifications: * DFT CAD development - Test Architecture, Methodology and Infrastructure * Post silicon… more
    Cisco (10/17/24)
    - Save Job - Related Jobs - Block Source
  • Analog Layout Engineer

    Teradyne (Agoura Hills, CA)
    …business results. Opportunity Overview We are seeking a motivated and detail-oriented Junior ASIC Layout Design Engineer to join our semiconductor design team. ... in the physical design, layout, and verification of complex ASIC chips for advanced applications. This role provides an... circuits, including floor planning, placement, and routing using CAD tools. + Collaborate with senior engineers… more
    Teradyne (10/26/24)
    - Save Job - Related Jobs - Block Source
  • Sr. Physical Design Methodology Engineer

    Amazon (Cupertino, CA)
    …massive scale and rapid integration of emergent technologies. We're looking for an ASIC Physical Design Methodology Engineer to help us trail-blaze new ... Define, develop and deploy innovative physical design methodologies (RTL2GDS) and CAD flows for ML Accelerator chips in advanced nodes Drive improvement… more
    Amazon (10/18/24)
    - Save Job - Related Jobs - Block Source
  • Sr. DDR IP Design Engineer (Silicon…

    SpaceX (Sunnyvale, CA)
    …as necessary to support critical milestones COMPENSATION & BENEFITS: Pay range: ASIC /FPGA Design Engineer / Senior : $170,000.00 - $230,000.00/per year Your ... Sr. DDR IP Design Engineer (Silicon Engineering) at SpaceX Sunnyvale, CA SpaceX...cross-disciplinary teams (systems, firmware, architecture, design, validation, product engineering, ASIC implementation). In this role, you will be developing… more
    SpaceX (10/21/24)
    - Save Job - Related Jobs - Block Source
  • Physical Design Engineer , Annapurna Labs

    Amazon (Cupertino, CA)
    …massive scale and rapid integration of emergent technologies. We're looking for an ASIC Physical Design Engineer to help us trail-blaze new technologies and ... building an environment that celebrates knowledge-sharing and mentorship. Our senior members enjoy one-on-one mentoring and thorough, but kind,...3yrs in EE/CS - 4+ years of experience in ASIC Physical Design from - RTL-to-GDSII in either 7nm,… more
    Amazon (11/01/24)
    - Save Job - Related Jobs - Block Source
  • FPGA Engineer

    Leidos (San Diego, CA)
    **Description** The Leidos Innovations Center has an immediate opening for a mid-level **FPGA Engineer ** to work in San Diego, CA. This is an exciting opportunity to ... determine root cause of test failures, and iterate with senior staff to determine design changes to improve FPGA...including FPGA designs and system integration and testing with CAD and lab activities. + Collaborate in scientific research,… more
    Leidos (10/18/24)
    - Save Job - Related Jobs - Block Source
  • Sr. Director, EDA Engineering

    Skyworks (Irvine, CA)
    …other divisional engineering leaders to ensure commercial success. As the EDA/ CAD (Electronic Design Automation/Computer-Aided Design) Senior Director of ... Nearest Major Market:Irvine CaliforniaNearest Secondary Market:Los Angeles Job Segment: CAD , Drafting, QA, Quality Assurance, Design Engineer , Engineering,… more
    Skyworks (11/14/24)
    - Save Job - Related Jobs - Block Source